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Preface
Despite the fact that a range of limitations are beginning to appear as CMOS technology
is being raised to ever higher levels of perfection, it is anticipated that silicon will be the
dominant material of the semiconductor industry for at least the first half of the 21st century.
The forecast for microelectronics development published in 2001 by SIA (Semiconductor
Industry Association) reaches ahead to the years 2010–2016. Moreover, a comparison with
former SIA forecasts indicates that they become more aggressive (that is more optimistic)
with time.
While the development of silicon microelectronics in the past could be attributed mostly
to the reduction of the feature size (progress in lithography), today it relies more on new
material solutions, such as SOI, SON, SiGe or SiC. The combination of this trend with
continuous miniaturization provides the opportunity of improving IC functionality and speed
of operation.
Telecommunications and information technology are arguably the most powerful drivers
behind microelectronics product development nowadays. Thus plenty of new applications
are being created for fast analog and RF circuits, as well as for information processing ones.
It is clear that with the anticipated fmax = 130 GHz and fT = 65 GHz to be reached by RF
bipolar transistors in 2005, according to the 2001 issue of ITRS (it is interesting to note that
in 1999 ITRS predicted only fmax = 50 GHz and fT = 40 GHz for 2005), a lot of effort
must be put into the development of appropriate material, processing, characterization and
modeling. Such an outstanding progress, however, will not happen without increased speed
offered by new materials solutions. SiGe-base HBTs may serve as an example here – a device
with fT = 350 GHz has already been reported in the literature.
High-speed isn’t, however, everything. Portable wireless products push, for obvious rea-
sons, for low-power solutions. This trend requires new architectural solutions (e.g., channel
thinning), and in consequence, new material, such as SOI (or its possible successor SON –
silicon-on-nothing), where current driveability is considerably higher than in conventional
MOSFETs.
In this issue the Reader will find the second part of the papers and lectures presented during
the 6th Symposium Diagnostics & Yield: Advanced Silicon Devices and Technologies for
ULSI Era, which took place in Museum of Earth, Warsaw, Poland on June 22–25, 2003.
A number of the papers are devoted to the most important issues concerning semiconduc-
tor technology (challenges faced by CMOS technology, gate-dielectric fabrication, wafer-
cleaning problems, fabrication of nanostructures, micromachined sensors) and advanced ma-
terials, such as SOI and SiGe. Several papers address the problems of characterization of
semiconductor structures and nanostructures (DC and noise analysis, photoelectric measure-
ments, scanning probe microscopy), as well as those of IC testing and assembly. The subject
of modeling (both devices and circuits) and parameter extraction is covered, too.
We hope the Readers will find these Proceedings useful and interesting.
Organization of this Symposium would not be possible without the support of Polish Commit-
tee for Scientific Research (research projects no. 4T11B03523, 8T11B07519, 8T11B07419).
The organizers acknowledge also the contribution of the Committee of Electronics and
Telecommunications of Polish Academy of Sciences, and the NEXUS Microsystems
Association. The organizers are also grateful to the National Institute of Telecommunications
for making this journal available for the publication of the Symposium papers.
Andrzej Jakubowski – General Chairman
Lidia Łukasiak – Programme Chairman
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Abstract—The current trend in scaling transistor gate length
below 60 nm is posing great challenges both related to pro-
cess technology and circuit/system design. From the process
technology point of view it is becoming increasingly difficult
to continue scaling in traditional way due to fundamental lim-
itations like resolution, quantum effects or random fluctua-
tions. In turn, this has an important impact on electrical
device specifications especially leakage current and the circuit
power dissipation.
Keywords— CMOS devices, gate dielectrics, shallow junctions,
silicide, gate stack, lithography, gate patterning, silicon recess,
device integration.
1. Introduction
The traditional scaling approach, which has been the base
of the semiconductor industry for the last 30 years is be-
ginning to show the fundamental limits of the materials
building the modules of a planar CMOS transistor. Signif-
icant efforts are being devoted to the introduction of new
materials that will replace the existing ones to further ex-
tend the device scaling process.
However, even though the new materials and device ar-
chitectures are being investigated, the gate length scaling
below 60 nm has a significant impact on the electrical
properties of the devices. The continuous thinning of the
gate dielectric layers, the increasing channel doping and the
aggressive, abrupt junctions, required to control the short
channel effects, start to significantly affect circuit power
dissipation.
Nitrided oxides, gate predoping, offset spacers, spike an-
neal, tilted pocket implants, ultra low energy implants
are a few examples of the process steps that were in-
troduced in the 0.13 µm technology generation to en-
able device gate length scaling. These previous “improve-
ments” will be able to prolong scaling down to 65 nm
node. New solutions to device architecture, device sub-
strate, gate stack will have to be introduced to maintain
12% increase in device performance forecasted by ITRS
roadmap [1].
This paper gives an overview of the main challenges being
faced in the front-end of line (FEOL) technology develop-
ment for 65 nm node. This includes the gate stack, gate
patterning, junction and silicide process.
2. Gate stack
Aggressive scaling of CMOS devices puts severe constrains
on the gate dielectric. In order to meet requirements for
drive current and off-state leakage set up by ITRS roadmap
it is essential to simultaneously scale further gate oxide
thickness and limit the gate leakage current. In addition,
mobility degradation has to be minimized and gate oxide re-
liability still has to meet the 10-year lifetime requirements.
Despite low gate leakage current as compared to nitrided
oxides (Fig. 1), high-k dielectrics are still not ready for de-
vice integration due to reliability problems, high mobility
degradation and instability of the threshold voltage.
Fig. 1. Comparison of different gate dielectrics with respect to
gate leakage and EOT.
Therefore, there is strong motivation to extend the use of
oxynitrides to its ultimate limits. Oxynitrides fabricated
with a new plasma nitridation techniques such as decoupled
plasma nitridation (DPN) [2] or slot plane antenna (SPA)
seem to be the best candidates for 65 nm high performance
and general purpose CMOS devices (Fig. 1) at least until
high-k materials reach their maturity for the gate dielec-
tric applications. Using plasma nitridation it is possible to
introduce more nitrogen than with furnace nitridation tech-
niques into thin oxide layer and thus increase the dielectric
constant k and scale equivalent oxide thickness without re-
ducing significantly physical oxide thickness [3].
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Continued thinning of gate dielectrics and an increase of the
interface-state density created by plasma nitridation bring
many concerns related to reliability issues. Thorough char-
acterization shows, however, that a careful optimization of
the gate dielectric process enables maintaining the maximal
operation voltage, at which the device can be operational
for 10 years, above the supply voltage [4]. This is possible
since oxide reliability is dependent rather on physical oxide
thickness than on EOT.
The gate activation, which has direct impact on the drive
current, is more and more affected by the reduced ther-
mal budged required in order to control short channel ef-
fects. Additional gate implantation called gate predoping
is mandatory to maintain low gate depletion. Metal gate
seems to be a solution to this problem, however, due to
the unsuitability of the work function and highly complex
integrity it will not be ready for the 65 nm node.
3. Gate patterning
In order to cope with progressive scaling of CMOS
devices new lithography techniques are being investigated.
The 157 nm lithography is considered as the leading candi-
date for semiconductor device manufacturing at the 65 nm
technology node [5]. However, development of 157 nm
lithography requires considerable effort and effective so-
lutions to resist and reticle materials, lenses, CD metrol-
ogy, etc. This list of challenges raises fears that the 157 nm
lithography will not be ready for the 65 nm node. Therefore,
other methods such as resist or hard mask trimming were
developed to support lithography in the scaling progress.
In the 65 nm node, where the gate length is in the range of
65–25 nm, depending on applications, the key process step
developments are lithography, dry etch, and CD metrol-
ogy. With respect to lithography, the emphasis is put on
the development of thin resist processes (using 193 nm
lithography) in combination with alternating phase shift
mask (AltPSM) optical extensions. With this combina-
tion the lines down to 65 nm with good CD control can
be printed (Fig. 2a). Further reduction of the gate length
is obtained by subsequent resist or hard mask trim-
Fig. 2. Visualization of the trim and gate etch: (a) showing the
X-section of features after litho; (b) etch trim; (c) gate etch and
strip.
ming (Fig. 2b). Trimming techniques allow obtaining gate
lengths down to a few nanometers.
Fig. 3. Impact of Si recess created at the gate patterning on the
drive current (simulation results).
An important issue when scaling devices and the gate oxide
thickness is silicon recess in source and drain areas which
occurs during overetch step in gate electrode patterning.
Even small, a few nanometers consumption of Si in the
substrate has considerable impact on device performance
and leads to increase in the off-state leakage and series
resistance (Fig. 3).
4. Junction
Approaching the 65 nm node ITRS requirements for ultra-
shallow junctions (USJ) has become a great challenge, es-
Fig. 4. Summary of p+/n junctions obtained with different tech-
niques. The boxes indicate the requirements for different technol-
ogy generations (literature results).
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Fig. 5. Drive current versus off-state leakage for NMOS de-
vices with different doses in extensions. The arrow indicates the
reduction in the doping concentration in the junctions.
Fig. 6. Impact of offset spacers on control of short channel
effects.
pecially for p+ dopants. With boron, traditionally used for
p+/n junction formation, implanted alone and annealed with
conventional methods, the 90 nm node specifications can
hardly be reached (Fig. 4). Simple lowering of implantation
dose reduces the junction depth but on the other hand leads
to high series resistance and degradation of the on-state cur-
rent (Fig. 5). The literature data shows that only with very
sharp spike anneal (high rump-up and rump down using,
e.g., Levitor or Vortek tool) the improvement in the trade-
off between junction resistance and junction depth can be
achieved [6]. Even better results can be obtained with a co-
implantation with other elements and/or pre-amorphization
implants in conjunction with spike anneal. The combination
of Ge pre-amorphization, F co-implantations and fast ramp-
up spike anneal appeared to be sufficient to fulfill the 65 nm
node requirements [7]. For the next generation other alter-
native routes of forming the junctions such as solid phase
epitaxial re-growth (SPER) [8] or laser anneal (LTA) are
investigated.
Introduction of offset spacers allows relaxing the require-
ments for the extensions without aggravating short channel
effects (Fig. 6). This, however, puts very severe constrains
on their width control since any small variations in the
spacer width may result in huge variation in VT and off-
state leakage.
5. Silicide
The scaling of the gate length (below 40 nm) goes in paral-
lel with the reduction in the HDD junction depth. Shallower
junctions, in turn, determine more constrained requirements
for the silicides. Conventionally used CoSi seems to reach
its ultimate limits. For the gate length below 40 nm gate
sheet resistance increases dramatically (Fig. 7), which is
related to silicide instability and silicide cracking. No im-
provement is observed when Co is alloyed with Ni. Be-
sides, high Si consumption during the silicide process leads
to unacceptable increase in the junction leakage. Therefore,
other materials such as NiSi or PtSi were considered as po-
tential candidates for 65 nm technology node [9].
Fig. 7. Gate sheet resistance of Co and CoNi silicided gate as
a function of the gate length.
For Ni-silicided poly gates low sheet resistance is obtained
down to the narrowest line widths (Fig. 8). The trade-off
between junction leakage and silicide sheet resistance is
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Fig. 8. Gate sheet resistance of Ni silicided gate processed with
different annealing steps as a function of the gate length.
in favour of Ni-silicide. Besides, NiSi is known to have
smaller contact resistance, which has significant role in total
resistance of the junctions in sub-50 nm devices.
6. Conclusions
Conventional bulk scaling reaches its physical limitations.
The 65 nm CMOS appears to be the last technology node,
where the conventional planar transistor architecture in con-
junction with standard modules will be applied. In order to
maintain the trend in performance improvement, next tech-
nology generations will probably have to deal with more
exotic solutions such as strained silicon, metal gate integra-
tion, high-k dielectrics (mainly for low power applications)
and eventually double gate architectures.
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Invited paper Gate dielectrics:
process integration issues
and electrical properties
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Abstract—In this work we report on the process integration of
crystalline praseodymium oxide (Pr2O3) high-k gate dielectric.
Key process steps that are compatible with the high-k mate-
rial have been developed and were applied for realisation of
MOS structures. For the first time Pr2O3 has been integrated
successfully in a conventional MOS process with n+ poly-
silicon gate electrode. The electrical properties of Pr2O3 MOS
capacitors are presented and discussed.
Keywords— high-k dielectrics, CMOS, Pr2O3, process integra-
tion, resist removal, wet chemical cleaning, wet chemical etch-
ing, RIE.
1. Introduction
The scaling of gate dielectric thickness is a major chal-
lenge for future ULSI CMOS technologies. Only by taking
advantage of in-situ gate stack processing and advanced
CMOS process architectures, excellent CMOS device char-
acteristics could be achieved with ultra-thin (1.6 nm) SiO2
gate dielectric [1]. However, the gate oxide thickness has
to be scaled down aggressively much further into the
sub-1 nm regime within the next decade, according to the
ITRS roadmap [2]. At such a thickness, unacceptably high
direct tunneling leakage current will flow through the gate
oxide. The exponential increase in tunneling current with
decreasing film thickness represents a fundamental scal-
ing limit for SiO2. In order to overcome this barrier, the
use of alternative gate dielectrics with a higher permit-
tivity (high-k) is urgently needed. Due to the high-k val-
ues, gate dielectrics with sub-1 nm equivalent oxide thick-
ness can be realised and show acceptable low leakage cur-
rents. Unfortunately, most of these amorphous materials
are not sufficiently stable [3], change phase [4] and elec-
trical properties at temperatures much lower than required
for CMOS processing. Accordingly, the most desirable di-
rect substitution of SiO2 in a given CMOS process is not
possible.
Very recently it was shown that crystalline praseodymium
oxide (Pr2O3) films have excellent dielectric properties [5].
Besides an effective dielectric constant of KPr2O3 ≈ 30
and low leakage currents (<10−8 A/cm2 @ 1 V & EOT=
1.4 nm), Pr2O3 films were found to be thermally stable up
to 1000◦C for 15 s RTA anneals in N2 ambient. Because
of these attractive properties, Pr2O3 appear as a suitable
high-k replacement for SiO2.
Although these first results are very promising, a successful
CMOS process integration of crystalline high-k Pr2O3 gate
dielectric requires a substantial amount of process develop-
ment. Besides thermal processing, especially wet chemical
etching and cleaning procedures as well as reactive ion etch-
ing (RIE), processes compatible with the new material have
to be developed. In addition, process-damage effects on the
high-k dielectric needs to be evaluated and minimised.
In this work we report on a successful attempt to integrate
Pr2O3 directly into a given n
+ polySi gate MOS technology.
The electrical properties of the MOS devices are presented
and will be discussed.
2. Praseodymium oxide growth
and wafer preparation
For the process integration experiments Pr2O3 was grown
on hydrogen terminated 3′′ Si(100) wafers in a multi-
chamber molecular beam epitaxy (MBE) system [5]. The
MBE is equipped with e-beam evaporators for Si and
praseodymium oxide. Pr2O3 layers were grown on pre-
implanted p-type Si(100) wafers at temperatures between
625 and 725◦C using a commercially available ceramic
Pr6O11 source. The layers were subsequently covered in-
situ with 50 nm undoped polySi, since unprotected Pr2O3
layers are not stable against air [6]. The polySi protected
Pr2O3 wafers were transferred to the CMOS process fab
of the Institut fu¨r Halbleitertechnik (IHT) at the Technis-
che Universita¨t Darmstadt for process development. After
RCA clean and a brief HF-dip a 250 nm in-situ phosphorous
doped polySi layer was deposited at approximately 750◦C.
The structures obtained in this way were mainly used for
subsequent process development.
3. Development of key process steps
3.1. Wet chemical cleaning and etching
Wet chemical processing is extensively used in CMOS man-
ufacturing, for cleaning, etching and resist removal. How-
ever, little is known on the compatibility of these stan-
dard procedures with high-k materials, especially Pr2O3.
In order to obtain first-hand information, blanket Pr2O3
test samples were subjected to various wet chemical treat-
ments. The results of wet chemical cleaning and etching
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studies are summarized in Table 1. Pr2O3 remains stable in
DI-water, HF-dip and the alkaline component of the RCA
clean, and no change in the film thickness was observed
by means of ellipsometry. However, Pr2O3 was found to
dissolve in the standard RCA clean and appears unstable
Table 1
Wet chemical cleaning and etching
Procedure Effect on Pr2O3
HF-dip Appears stable
Buffered HF Unstable
RCA clean Soluble
RCA clean, alkaline component only Stable
H3PO4 Soluble
HCl Soluble
DI-water Stable
in buffered HF solution. HCl solution of 0.75% was found
to etch Pr2O3 with a high etch rate of 28 nm/min. Ob-
viously, acid containing solutions, in particular HCl, are
suitable to remove Pr2O3 films selectively from the silicon
surface.
3.2. Resist removal
Resists used for lithography have to be removed after etch-
ing or ion implantation. However, several wet chemical
methods for resist removal contain acids and are, therefore,
expected to dissolve Pr2O3. In fact, such a behavior was
observed as summarized in Table 2. Only organic solvents,
like acetone or AZ100 remover, are suitable for resist strip-
ping when Pr2O3 films are present.
Table 2
Resist removal
Procedure Effect on Pr2O3
Acetone Stable
H2SO4/H2O2 Soluble
HNO3 (100%) Soluble
AZ100 wet remover Stable
O2-plasma ashing Change in film properties
Besides wet chemical treatments, resist ashing in O2 plasma
is a commonly used procedure. A clear change in film
properties was observed after O2 plasma treatment, espe-
cially the etch rate in buffered HF was found to increase
compared to Pr2O3 reference samples. Most likely oxy-
gen radicals produced in the plasma are incorporated in the
praseodymium oxide film and/or may diffuse through and
react with the Si-interface. In order to obtain further infor-
mation we deposited aluminum dots on these samples and
performed CV measurements. We observed a reduction in
the dielectric constant and an increase in the threshold volt-
age. Both results suggest that an interfacial oxide is formed
as a result of the O2 plasma treatment, similar to the film
degradation of unprotected Pr2O3 when exposed to air for
sufficiently long times [6].
3.3. Anisotropic reactive ion etching
The development of a highly selective RIE process is an-
other major issue for a successful process integration of
praseodymium oxide in the polySi gate CMOS process.
In order to avoid damaging of the silicon substrate, the
polySi gate etch has to stop at the dielectric. We found that
our standard SF6/Cl2 process fulfills these requirements.
The selectivity of the polySi-RIE against Pr2O3 is higher
than 300 so that the process window is sufficiently large to
allow for the necessary over-etching.
4. Results and discussion
4.1. Process integration of Pr2O3
After the appropriate RCA clean and a brief HF-dip
a 250 nm in-situ phosphorus doped polySi layer was de-
posited on the 50 nm polySi-covered Pr2O3 wafers at ap-
proximately 750◦C. Subsequently, the standard lithography
was applied using the gate mask. The n+ polySi gate stack
is defined by anisotropic reactive ion etch using SF6/Cl2.
Fig. 1. Microscope image of n+ polySi/Pr2O3 gate test struc-
tures after RIE. The inset shows an enlarged part of a meander
structure.
In Fig. 1 a part of the test chip at the gate level is shown
after the polySi gate etch. The inset in Fig. 1 shows an
enlargement of a polySi meander, which is well defined.
No polySi residues or damage to the Pr2O3 dielectric in
the open areas has been observed. Also, within the un-
certainty of the thickness measurements no thinning of
8
Gate dielectrics: process integration issues and electrical properties
the praseodymium oxide was detected, confirming the high
selectivity of the RIE process.
4.2. HF-CV characteristics
After wet resist strip and cleaning, the gate stack was briefly
annealed at 900◦C, 10 s in N2 using RTA in order to ac-
tivate the gate doping. Subsequently, electrical measure-
ments on n+ polySi/Pr2O3/Si capacitors were performed.
In Fig. 2 an example of the HF-CV characteristic is shown.
Fig. 2. HF-CV curve measured at 10 kHz to minimise serial
resistance effects.
No evidence for hysteresis effects was noted when chang-
ing polarity of the sweep voltage within this bias range.
From the accumulation capacitance of the HF-CV curves
the effective dielectric constant was calculated KPr2O3 = 36,
using the physical film thickness values measured by
ellipsometry. The corresponding equivalent oxide thick-
ness EOT = dFilm ∗ (KSiO2/KPr2O3 ) was determined as
EOT = 1.8 nm, in this case without QM corrections.
4.3. Leakage characteristics
In Fig. 3 an example of the current-voltage characteristics
is shown. For gate voltages below |−3| V, which correspond
to an equivalent field strength of approximately 22 MV/cm,
the measured leakage currents are around 10 pA, which
is given by the detection limit of the measurement sys-
tem. The upper limit of the current density in this bias
range is estimated to be ≈ 10−6 A/cm2, in good agreement
with previous results on simple gold-dot capacitors [5].
For further increased gate bias, a tunneling current starts
to appear. Directly after the first sweep, a second sweep
was performed. As evident from the shift in the I-V char-
acteristics, significant charge trapping has occurred. The
dielectric breakdown takes place at a gate bias of |−7.5| V,
which corresponds to a breakdown field of approxi-
mately 41 MV/cm, also in agreement with previous ob-
servations of gold-dot capacitors. However, in contrast
Fig. 3. Example of the current-voltage characteristics of the
n+ polySi/Pr2O3 MOS capacitors.
to previous findings, the breakdown was found irreversible,
as evident from the 3rd sweep shown in Fig. 3.
4.4. Interface trap density and oxide charge
Admittance measurements were performed to obtain the
equivalent parallel conductance G that can be used to get
information on the interface trap density Dit . For the vir-
gin MOS capacitor a value of Dit = 3.5 · 1011 /cm2 eV
is deduced from the peak conductance shown in Fig. 4.
Compared to high quality device-grade SiO2 gate oxides,
this value corresponds to an increase of at least 2 orders
of magnitude and is expected to degrade MOSFET device
characteristics. Clearly, a substantial amount of interface
engineering and optimization is needed in order to achieve
the same quality level as for SiO2.
Fig. 4. Results of conductance measurements performed on vir-
gin and electrically stressed devices.
When the Pr2O3 capacitor was stressed with 35 MV/cm
for 10 s, an increase in interface trap density to Dit =
6 ·1011 /cm2 eV was observed (Fig. 4). In addition, the peak
position is shifted to further negative values, indicating
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the build-up of positive trapped charge on the order of
4 ·1012 q/cm2. In this respect, the Pr2O3 dielectric behaves
similarly to SiO2, although the detailed mechanisms are
probably quite different and require further investigation.
5. Conclusion
The crystalline high-k Pr2O3 material was found to be com-
patible with n+ polySi gate CMOS processing when appro-
priate etching and cleaning procedures are used and ther-
mal processing is restricted to RTA. We therefore conclude
that a complete re-engineering of the CMOS manufacturing
process may not be necessary in this case. However, the
electrical characteristics of the Pr2O3 MOS structures re-
veal very high values of the interface trap density. Clearly,
a substantial amount of interface engineering and optimiza-
tion is needed in order to achieve the same quality level
of state-of-the-art device-grade SiO2. This is especially
important in view of the fact that an enormous knowl-
edge exists about the SiO2/Si system used and continu-
ously optimised in semiconductor manufacturing for more
than 30 years.
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Abstract—A 2 orders of magnitude range of van der Waals
interactions is considered here to take the majority of the va-
riety of shapes and materials of actual particles into account.
Comparing these interactions with the repulsive forces gen-
erated by electrostatic charges, drag, surface tension, shock
waves, high accelerations and aerosol particles, the intrin-
sic capabilities and limitations of the different cleaning pro-
cesses can be predicted. Three kinds of particle-removal pro-
cesses have been identified – universal processes capable of
removing all particle sizes and types, even from patterned
wafers, processes that present the same theoretical ability
but are actually limited by the accessibility of the particles,
and finally cleanings that are not able to remove all particle
sizes.
Keywords— cleaning, SC1, particle removal.
1. Introduction
The continuous increase of IC integration density requires
a reduction of both device dimensions and the correspond-
ing amount of the material used. Consequently, the con-
centration of contaminants affecting the fabrication yield of
very competitive microelectronic manufacturing is becom-
ing smaller and smaller. Therefore, cleaning performance
has to be continuously improved to remove the ultimate
traces of contamination, such as particles, metals, organics,
bases and anions.
According to the International Technology Roadmap for
Semiconductors [1], smaller and smaller particle sizes will
have to be eliminated as the device dimensions decrease:
50 nm as from 2004 and 10 nm in 2016.
Particles will probably be the most challenging type of con-
tamination in the near future as the removal mechanism
in the conventional Standard Clean 1 (SC1) [2] process
is mainly based on a controlled consumption of the layer
under the particle. But this consumption will be rapidly
prohibited as the accuracy of the device dimensions (im-
plantation, silicon on insulator, etc.) are now approaching
the under-etching thicknesses required for particle removal.
In this work, fundamental particle-substrate interactions
due to van der Waals, drag and surface tension forces, as
well as electrostatic charges, are used to understand the in-
trinsic capabilities and limitations of the wet SC1 process
and emerging new techniques such as explosive evapora-
tion, high velocity sprays, acoustic waves, laser and cryo-
genic techniques.
2. Forces acting on particles
The main forces likely to be exerted on fine particles
are calculated in Table 1. It can be seen from this table
that the main four parameters that drive the particle ad-
hesion/removal mechanisms are the electrostatic, van der
Waals, capillary and drag forces [3].
Table 1
Orders of magnitude of the different forces acting
on a 100 nm spherical particle in a solution
with the density of 1
Forces
Order of magnitude
(N)
Proportionality
(R: Radius)
Van der Waals 10−7 R
Electrostatic 10−8 –
Capillary 10−8 R
Drag
(water, 10 m/s)
10−9 R
Gravitation 10−16 R3
Archimedes 10−17 R3
Hydrostatic 10−21 R3
2.1. Capillary forces
The surface tension γlg is due to the cohesion between the
molecules of the media and tends to minimize the inter-
facial areas. It represents a force per unit of interfacial
length. In the case of the reference spherical particle, the
maximum capillary force is obtained when the liquid wets
the particle material perfectly and the gas/liquid interface
is acting on the whole particle perimeter (see Fig. 1):
Fγ = 2piRγlg . (1)
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Fig. 1. Schematic of the maximum capillary force acting on
a particle at a liquid/gas interface (case of contact angle = 0).
2.2. Drag forces
The viscosity of the moving fluids induces a drag force
on the particles. In the case of a spherical particle of
diameter D placed in a flow velocity Vp, this force is given
with a good approximation [4] by the Stokes law up to the
Reynolds number of ten1. In the case of a particle deposited
on a surface, an additional constant of 1.7 accounting for
the effect of the surface must be added [5]:
FDrag = 1.7 ·3pi µ DVp , (2)
where µ represents the fluid viscosity: 10−3 kg/m·s for wa-
ter at 20◦C.
This force is theoretically able only to push the particle in
parallel to the surface. It can be expected that an asper-
ity on the particle or on the substrate will transform this
tangential force to a lift-off momentum [6]. In the case
of non-spherical particles, the drag forces are generally
higher.
2.3. Van der Waals forces
The particle-substrate attractions due to the van der Waals
forces result from the dipole/dipole interactions between
their constitutive molecules. These forces are so high that
the particles are generally flattened on the substrate. The
integration of the interactions between all the constitutive
volume elements of a spherical particle or an infinite flat
particle both on a perfectly flat substrate are given by (3)
and (4), respectively:
FvdW =
AR
6h2 , (3)
FvdW =
AS
6pih3 , (4)
where: R – particle radius, h – particle-substrate dis-
tance (the minimum distance equal to the Lennard-Jones
distance of h0 = 0.4 nm for the considered materials),
1For a 100 nm particle, the Reynolds number of 10 corresponds to
a water flow velocity of 100 m/s!
A – the Hamaker constant (depends on the particle, sub-
strate materials and on the nature of the media: interaction
transmission), S – facing particle and substrate surface.
The Hamaker constants for different particle/substrate mate-
rials can be calculated using the data and the formula given
by Israelachvili [7]. The results listed in Table 2 show that
van der Waals forces for typical particle materials on SiO2
substrates can vary by one order of magnitude depending
on the media.
Table 2
Hamaker constants in water and in air calculated
from reference [7]
Media Al2O3/SiO2 SiO2/SiO2 PSL/SiO2
Water 1.6 ·10−20 J 6.5 ·10−21 J 1.0 ·10−20 J
Air 9.6 ·10−20 J 6.3 ·10−20 J 7.5 ·10−20 J
The difference between van der Waals attractions acting
on the reference rigid and spherical particle and on ac-
tual particles is investigated here. The consequence of the
non ideality of the actual particles: flattening, non specific
shape, roughness, partially embedded, etc., can finally be
considered as an additional flat surface in contact with the
substrate.
In this work, the difference between the ideal and rigid
sphere and the actual non-ideal particle is arbitrarily ex-
pressed by the fraction f equal to the surface in contact
divided by the maximum surface that a particle of the same
dimension is able to present piR2:
f =
S
piR2
. (5)
In this way, f is null for an ideal particle and reaches 1 for
a particle presenting the maximum surface in contact.
For a quasi-spherical particle presenting a small flat contact
area, the total van der Waals forces can be considered as
the sum of the contributions from the non-deformed parti-
cle and the contact surface [8] with the latter dominating
the contribution from the spherical particle. Therefore, the
ratio R between the van der Waals attraction of the actual
and the ideal (rigid and spherical) particles can be approx-
imated by the equation:
R =
AR
6h2 +
AS
6pih3
AR
6h2
= 1+ f
R
h
. (6)
The results have been plotted in Fig. 2 for particle sizes
ranging from 10 to 150 nm. It can be seen that the van der
Waals forces increase rapidly with the non-ideality of the
particles and can be more than 2 orders of magnitude higher
than those for the ideal particle. This effect decreases with
the particle size. Finally, due to a large variation range
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of the Hamaker constant and considerable impact of the
particle, van der Waals interactions can vary to a very large
extent for the different existing particle types.
Fig. 2. Ratio R between van der Waals forces calculated for
the reference rigid sphere and particles presenting a flat surface
in contact. This surface is given in percentage of the area of
the sphere cross section which represents the maximum contact
surface for a given particle size.
In this work, we arbitrarily chose to consider the van der
Waals forces present in the system consisting of a rigid
sphere of Al2O3 on SiO2 substrate because its Hamaker
constant is the highest of those listed in Table 2. In or-
der to account for a shift from ideality, a range of the
Hamaker constants of up to 2 orders of magnitude above
the value mentioned above is considered. This approach
enables a very wide majority of actually observed parti-
cles to be covered but clearly does not take into account
the extreme cases of flat-shape particles made of materials
exhibiting very high Hamaker constants.
The substrate roughness is not considered here as it gen-
erally decreases the contact areas leading to lower van der
Waals interactions.
2.4. Force originating from electrostatic charges
Material surfaces usually present electrostatic charges that
originate from ionization or dissociation of functional sur-
face groups in chemical equilibrium with H+ ions from
the media (pH). In a liquid, a large number of charges are
available close to the surface2. Ions carrying charge of the
sign opposite to that of the surface (the counter ions) are
immediately attracted to the surface, masking its surface
potential until apparent neutrality is reached. As shown in
Fig. 3, the surface charge density is characterized by the
Zeta potential. This potential is due to the contributions
from the particle charges and the retinue of counter ions
2Even in the case of ultra pure water, there is a sufficient reservoir of H+
and OH− of 10−7 mole/L.
sufficiently attached to the particle surface when it moves
against the liquid (shear layer), e.g., under the influence of
an electric field.
The thickness of the diffuse layer results from the com-
petition between the electrostatic attraction exerted on the
counter ions that build up at the charged surface and their
re-diffusion to the bulk solution. A high temperature and
a low ionic strength, therefore, enhance the diffuse layer
thickness.
Fig. 3. Representation of a negatively charged particle dipped in
an electrolyte.
Fig. 4. Representation of a negative particle dipped in an elec-
trolyte.
In fact, at very small particle/substrate distances, the major
interactions caused by the charged surfaces are not due di-
rectly to the electrostatic forces but to the entropic contribu-
tion [9]. As shown in Fig. 4, the counter ion concentration
is very high in between the particle and the substrate due
to the overlap of the particle and substrate diffuse layers.
This leads to the differential pressure between the top and
bottom of the particle, expressed below:
Fe = (Cd −C)kT , (7)
where: k – the Boltzmann constant, T – absolute tempera-
ture, C – concentrations.
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Figure 5 shows the evolution of the Zeta potential versus
pH for Si and SiO2 as substrate materials and one of the
most electropositive particle materials – alumina.
Fig. 5. Evolution of Al2O3, Si and SiO2 Zeta potentials ver-
sus pH.
In order to facilitate particle removal and to prevent any
re-deposition it is to be hoped that charges gathered on
all particle types and on the substrate are of the same sign
leading to electrostatic repulsion. This condition is fulfilled
in both A and B areas.
The forces originating from electrostatic charges can be
calculated by solving the Poisson-Boltzmann equation [7].
They are favored by:
– high absolute values of surface potential (same elec-
trical sign), the area B is generally better in this re-
spect than the area A;
– high ionic force (densification of the diffuse layer
increasing the entropic force);
– high temperature (kT factor in Eq. (7)).
3. Particle removal mechanisms
Theoretical performances of conventional and prospective
particle cleaning processes are discussed here.
3.1. Cleaning by etching and electrostatic repulsion
This cleaning mechanism consists in separating the particle
from the substrate by consuming the substrate, the particles,
or both, until the repulsive forces of electrostatic origin
exceed the van der Waals forces. This means that the pH
has to be adjusted in the area A or B. As shown in the
example of Fig. 6, electrostatic forces decrease more slowly
with the distance than van der Waals interactions. Therefore
a liberation distance always exists regardless of the particle
size and charge (theoretically 1.6 nm in the case of an ionic
force of 0.5 M in Fig. 6).
Fig. 6. Comparison between the order of magnitude of van der
Waals forces (hatched area) and forces of electrostatic origin at
different ionic strengths as a function of the separation distance.
Calculations of van der Waals forces for distances lower than
0.4 nm and calculations of electrostatic forces for distances lower
than 2 nm are not valid.
This theoretical etching thickness is increased in practice
by the dynamic behavior of the removal process. Indeed,
at the beginning of the separation, a competition occurs
between the etching speed and the re-attraction speed of
the particle due to van der Waals interactions (see Fig. 7).
Fig. 7. Illustration of the dynamic behavior of the particle re-
moval process by etching and electrostatic repulsion.
Fig. 8. Cleaning of 3000 SiO2 particles deposited on a 200 mm
SiO2 substrate in HF solutions exhibiting different etching speeds
(ionic strength and pH constant: 0.024 M and 1.4, respectively).
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This phenomenon is verified in Fig. 8. When the etching
speed is low, a higher material consumption is necessary to
reach the nominal removal efficiency that is also lower. Par-
ticle removal processes, such as SC1 [2], IMEC clean [10],
DDC [11, 12], etc., therefore have to present very fast etch-
ing kinetics. This requirement is compatible with the fast
processes necessary for the new single wafer cleaning tools.
Particle removal by etching and electrostatic repulsion does
not seem to present any limitation in terms of particle size
since the necessary consumption of the material is accept-
able. In practice, this amount can be limited by increasing
the etching speed, the ionic force of the solution and abso-
lute values of Zeta potentials.
3.2. Cleaning by drag forces
As shown in Fig. 9, drag forces induced by a continuous
liquid jet are able to sweep along even very small parti-
cles. Nevertheless, very high pressures (50 bars) have to
be used to have a chance of removing all particle types
with a micro spray. In this calculation, we assume as
the initial approximation that the thickness of the lami-
nar boundary layer is zero just under the jet impact and
that the order of magnitude of the drag force is approxi-
mated by (2). The jet therefore has to scan the whole wafer
surface.
Fig. 9. Van der Waals and drag forces.
This cleaning method does not seem to be suitable for
patterned wafers where particles are not accessible to
the jet.
3.3. Cleaning by shock waves
The instantaneous overpressure induced by a shock wave
(water hammer) on the cross section area of a particle
generates a force likely to overcome the attractive van der
Waals forces according to:
Fshock =
pi D2
4
ρ cV , (8)
where: D – particle diameter, ρ – mass density of the
media, c – wave velocity in the media (c = 1500 m/s in
water), V – speed of the media versus the particle.
Droplet jet. The particle removal process using a jet of
droplets called “Soft Spray” has recently been proposed.
It consists in spraying a mixture of liquid and gas onto
Fig. 10. Evolution of high velocity liquid droplet crashing at
a perpendicular surface. Calculations taken from [13].
the wafer leading to a very high velocity heterogeneous
jet. The generated droplet is projected onto the substrate
with speeds in the range of 400 m/s. As represented in
Fig. 10 calculations show that, when crashing, the droplet
front even accelerates and strikes the particle at a speed of
about 600 m/s [13]. Unlike a continuous jet, the exerted
force is generated here by the shock wave from the droplet
front applied to the particle surface.
Resonant acoustic cavitation. Cavitation in a liquid is due
to the implosion of µ-bubbles after the loss of the equilib-
rium pressure conditions between the inside and outside the
bubble:
Pin −Pout =
4γlg
D
, (9)
where: γlg – liquid/gas surface tension, D – bubble diam-
eter.
The density of the energy liberated during bubble collapse
is considerable as temperatures of 3000 K and pressures of
1000 atm are reached very locally. The bigger the bubble
the higher the potential liberated energy. When a bubble
collapses close to the surface, it can induce a microjet of
liquid toward the surface that can reach a very high velocity
of many hundreds of meters per second. This jet produces
a very intense local shock wave. This phenomenon has
been observed with a high-speed camera on bubbles in the
mm range [14] and by nanosecond electrochemistry [15]
with bubbles generated in an ultrasonic bath at 20 kHz.
Acoustic cavitation has been observed in the megasonic
range – up to 850 kHz – by sonoluminescence [16]. Nev-
ertheless, it is not possible to conclude that the shock waves
produced with megasonic frequencies that generate smaller
bubbles are also induced by the same jet phenomenon.
As shown in Fig. 11, the periodic pressure wave variations
generated in a sonic bath tend alternatively to increase and
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decrease the bubble diameter to satisfy (9). Bubbles are
initially present as germs in the media. When a bubble
grows, its exchange surface increases, making the desorp-
Fig. 11. Evolution of bubble sizes in an ultrasonic excitation
until collapse (experimentally observed at the resonant size of the
bubbles).
tion of the dissolved gas present in the supersaturated liquid
easier. In this way, during the successive pressure cycles,
the bubbles grow until they reach the resonant size that
depends on the acoustic wave frequency.
In water, neglecting the effects due to surface tensions and
considering the transformations as adiabatic, the resonant
frequency f0 of bubbles is proportional to their radius R
with a good approximation:
R[m] f0[Hz] ≈ 3.26 . (10)
Thus R = 75 µm at 40 kHz and 3 µm at 1 MHz.
At this frequency, the oscillation speed of the bubbles is
maximum leading to the well known resonant cavitation
phenomena observed in ultrasonic baths [17].
The megasonic efficiency strongly depends on the con-
centration and nature of the dissolved gas. High quanti-
ties of poorly soluble gas seem to be favorable for parti-
cle removal [18]. Acoustic wave transmission in the media
Fig. 12. Van der Waals and shock wave forces due to droplet
jets and ultrasonic waves.
is limited by the presence of big bubbles. Acoustic waves
generate different streamings that prevent reattachment by
carrying the removed particles far from the surface [19].
Extensive efforts still have to be made to understand the
actual removal mechanisms occurring in megasonic baths.
Cavitation is able to overcome van der Waals forces and,
unfortunately, even to deteriorate the quality of the mate-
rial. Using higher frequencies leads to smaller bubbles and
consequently lower energies, which partly prevents mate-
rial and pattern degradation but theoretically also decreases
the removal forces for cleaning particles (limitation for the
biggest size). Using a lower acoustic power leads to the
same effect.
As shown in Fig. 12, the shock waves are theoretically able
to remove all types and sizes of particles.
3.4. Cleaning using capillary forces
Capillary forces can potentially remove particles when they
are located at the liquid/gas interface. This configuration
is achieved, for example, during fast evaporation of a liq-
uid phase or when wafers cross the liquid/gas interface of
a bath.
Fast evaporation. This consists first in depositing a liquid
medium at the wafer surface and then evaporating this liq-
uid phase very quickly by decreasing the pressure (Fig. 13).
The last fragments of the liquid can pull the particles off by
the capillary force (or by simple mechanical drive). Differ-
ent fluids have been envisaged, such as H2O, CO2, NH3, . . .
Fig. 13. Illustration of the cleaning principle by fast evaporation.
Bath interface. A.F.M. Leenaars [20] studied the capillary
forces acting on a particle attached to a vertical substrate
and located at the meniscus level of the air/liquid inter-
face of a bath. In the particular case depicted in Fig. 14
(the liquid wets the substrate and not the particle), the
maximum force is given by (11):
Fmaxγ = 2pi Rγlg sin2
(θ
2
)
cos α . (11)
As seen in Fig. 15, theoretically, the capillary forces are not
able to remove all types of particles, even in the favorable
case of particles perfectly hydrophilic in water (a case of
high surface tension).
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Fig. 14. Forces exerted on a particle attached to a substrate
located at a gas/liquid interface.
Fig. 15. Evolution of the van der Waals and maximum capillary
forces (cos α = 1, γlg = 0.072 N/m).
3.5. Cleaning using high acceleration
A very high acceleration due to the thermal expansion of
the substrate and/or the particles heated up with a laser
beam is likely to remove particles [21]. In this case, the
force exerted on a particle of mass m is, in the first ap-
proach, given simply by:
F = mγ . (12)
In practice, the acceleration is limited by the acceptable
laser fluence leading to the melting of silicon. This
threshold corresponds experimentally to the removal of the
first alumina particles of about 100 nm (optimistic sce-
nario). The corresponding acceleration calculated using
Eq. (12) is in the 106 g range and thus higher than the
one measured experimentally by Dobler et al. [22]. Any-
way, as shown in Fig. 16, this method is not suitable for
removing fine particles. To improve the removal capability
of laser cleaning, a thin layer of liquid is first condensed
from steam onto the substrate. In this case, the cleaning
Fig. 16. Evolution of the van der Waals forces and the force gen-
erated by an acceleration able to remove the first 100 nm alumina
particles, in air.
mechanism proposed by [21] would be close to the phe-
nomenon of the cavitation process depicted above and con-
sequently to its performance.
3.6. Cleaning by kinetic energy
In 1988, researchers at IBM Watson Research Center began
to study cryogenic particle removal. This process uses the
kinetic energy of a distribution of solid aerosol particles ob-
tained for example by expansion cooling of gas such as Ar,
N2, etc., [23]. This aerosol is then eliminated by subli-
mation. The particles just liberated are evacuated far from
the substrate by thermophoresis or by a gaseous flow. If
we consider that only one aerosol particle of mass m and
velocity V reaches the particle at any one time, the removal
condition is given by:
∞∫
h0
AR
6h2 dh =
AR
12h0
=
1
2
mV 2 . (13)
Collective effects may however occur.
In order to be able to remove particles located in lines
and vias, the aerosol particles have to be smaller than the
pattern dimensions.
4. Conclusion
In this work a range of van der Waals interactions covering
2 orders of magnitude is considered to take into account the
majority of the variety of shapes and materials of the actual
particles. This range has been determined by considering
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the possible variations of the Hamaker constant and the
difference between the ideal rigid sphere and real particles
presenting finite contact areas, flattening effects, etc.
The different particle removal processes can be classified
according to the physical effects used, such as electrostatic,
drag and capillary forces, shock waves, acceleration, or ki-
netic energy. By comparing the attractive van der Waals
forces and those generated by these effects it is then possi-
ble to predict the intrinsic capabilities and limitations of the
different cleaning processes, particularly for the fine parti-
cles that have to be considered for the next IC generations.
Three kinds of particle removal processes have been identi-
fied, namely universal processes able to remove all particle
sizes and types even from patterned wafers, processes that
present the same theoretical ability but are actually limited
by the accessibility of the particles, and finally cleanings
that are not able to remove all particle sizes.
• Particle removal by etching and electrostatic repul-
sion is the process used the most often through
the SC1 cleaning step. This method does not seem to
present any limitation in terms of particle size since
the necessary material consumption is acceptable. In
practice, this amount can be limited by increasing
the etching speed, the ionic force of the solution and
absolute values of Zeta potentials. It is also possible
to remove all particle types by shock waves gener-
ated for example by megasonics in aqueous media.
Nevertheless this method is limited by the erosion of
the materials and by the mechanical resistance of the
microstructures.
• High-speed aqueous jets, droplet jets, and aerosol
sprays are theoretically able to remove all particle
types accessible to the jet. Limitations arise from the
mechanical resistance of the patterns and for particles
hidden in the microstructures.
• Methods using capillary forces and high accelerations
are not able to remove all particle types.
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Abstract—A portable gas chromatograph with integrated
micromachined flushed injector and thermal mass detector
(TCD) has been developed. The silicon/glass injector operates
in a fixed volume (2×7 µL) or electronically operated mode.
An integrated, pneumatically operated, fast cross-valve is ap-
plied in the injector. The TCD detector consists of two Pt
microheaters and thermoresistors packaged in a silicon/glass
micromachined chip. The temperature of two capillary molec-
ular sieve separation columns is controlled by a thick-film
heater fabricated on polyimide foil. The chromatograph is
equipped with two 16-bits microprocessors communicating
with the external portable PC. The instrument may operate
in the on-line continuous analysis mode.
Keywords—portable gas chromatograph, integrated injectors,
silicon micromechanics.
1. Introduction
In this paper the results of a long-lasting research program
on portable gas chromatograph are presented. The program
was carried out under the auspices of the State Commit-
tee for Scientific Research. The main goal of the research
was to obtain a miniature gas chromatograph (GC) with
a flushed gas injector and fast, nano-dead-volume TCD.
The device is equipped with appropriate software and ana-
log/digital circuits and is capable of ensuring continuous
detection of combustible atmosphere in deep coal mining
industry and/or continuous monitoring of the environment
(long-term air quality, drifts, emission of polluters, etc.).
2. Experiment
The portable gas chromatograph consists of two microma-
chined parts: a fixed or electronically adjusted gas injec-
tor and thermal-mass-detectors. Restek (USA) ID 0.32 mm
Rt-Msieve 5A capillary columns, each 10 m long, are posi-
tioned in a thermally isolated chamber. A thick-film heater
fabricated on elastic polyimid foil surrounds the columns
and ensures proper adjustment and stabilization of the tem-
perature (50–120◦C) (see Fig. 1).
The injector consists of two Borofloat 33 glass substrates,
silicon (100) deep-micromachined substrate polished on
both sides, and polyimide foil coated with Teflonr. The
gas circuit of the injector includes one integrated fast cross-
valve (1 ms) operated pneumatically, two fixed-volume
chambers (7 µL each) and two narrow channels for ac-
tive and reference gas column supplying (Fig. 2). The
fabrication process of the injector includes new processes
of 3D-structure substrate-by-substrate assembling: selec-
tive bonding of glass and silicon substrate using polyimide
foil (Fig. 3).
The TCD sensor applied in the GC has been designed and
fabricated by the Institute of Electron Technology in War-
saw. In the device a thin-film Pt heater and a thermo-resistor
Fig. 1. Block diagram of the gas chromatograph with integrated
micromachined components – gas injector and TCD sensor (grey
areas).
Fig. 2. The injector: (a) layout of the device; (b) cross-section
of a microvalve; for Psteer < Pin the microvalve is closed.
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Fig. 3. The injector: (a) front-side: gas channels, fixed volume
chambers and microvalve (in the middle) may be seen; (b) back-
side view: analyte, carrier gas and control pressure inlets.
have been formed on a perforated membrane made of
a double-layer SiO2/Si3N4 system fabricated using LPCVD.
The membrane extends over a gas channel formed by means
of deep wet etchnig of a (100) silicon wafer. This struc-
ture is covered with a glue-bonded, 1 mm thick glass plate.
The device chip is assembled with the capillaries and pack-
aged in a metallic case, then wire-bonded connections are
made (Fig. 4).
Fig. 4. TCD detector: (a) diagram (right) and view of the fabri-
cated device (left); (b) most important characteristics – Uout versus
N2 flow for different levels of supply current.
In the solution reported here two independent sensors
have been formed in a single chip and connected in the
full Wheatstone bridge configuration in the self-calibrating
mode.
Fig. 5. Portable gas chromatograph: (a) the instrument, carrier
gas bottle, and PC; (b) inside view.
Fig. 6. Results of analysis: (a) electrical output signal and virtual
control board of the GC; (b) processed chromatogram of a gas
mixture and data table.
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Table 1
Technical parameters of the GC reported here
Dimensions/weight:
15 cm × 45 cm × 30 cm/∼ 3.5 kg
Environmental conditions:
Indoor, automatic sampling from atmosphere (build in pump)
or external source of analyte
Supply:
230 V(AC), 50–60 Hz, 200 VA
Carrier gas:
Helium carrier gas, external source, min. pressure 220 kPa
Analysis time:
Depends on gas mixture and applied column, 400–700 s
Injector:
Silicon/glass micromachined with polyimide membrane, the
volume of injected analyte determinated by cross-valve open
time or total volume of the dosage loop (14 µL ±1%), possible
backflush and independent temperature stabilization
Detector:
Silicon/glass micromachined two-way thermo conductive de-
tector (TCD) with four Pt micro spirals set up in auto compen-
sating Whetsfone’s bridge circuit, death volume in nL range
Chromatographic column:
Depends on application (RT-Msieve 5 A, 10 m long, tempera-
ture 50–150◦C)
Control unit/software:
External PC laptop-type with RS 232 or USB port, specialized
software under Windows98/NT/2000/XP platform, all param-
eters of analysis electronicaly adjusted
Fig. 7. The competing portable GCs: (a) Agilent 3000 Micro-GC;
(b) Varian CP-4900 Micro-GC.
A printed circuit board with two 16-bit microcontrolers and
specialized software designed and fabricated by the Insti-
tute of Automation and Electrification of Mining Industry –
EMAG is used in the chromatograph.
The GC has been mounted in a metal box containing
gas/electrical facilities (pump, pressure regulators and sen-
sors, control valves). Both the injector and the TCD with
the capillary columns enclosed in a thermally stabilized
case are assembled in this box (Fig. 5).
The GC is able to operate either in the single-shot or in the
continuous, automatic mode of analysis. All parameters of
an analysis have to be set up by software from an exter-
nal portable PC. The pressure of the carrier gas has to be
adjusted manually, prior to the first analysis.
Chromatograms of gas mixtures may be observed imme-
diately (real-time measurements), stored in memory and
edited in the form table data and processed chromatograms
with the description of detected gases added (Fig. 6).
Technical parameters our GC are similar to those of the
well known Agillent/HP instrument (Table 1). The external
view of both devices is shown in Fig. 7.
3. Conclusions
The most advantageous feature of our GC is the technical
solution applied (possible only due to a complex know-how
procedure). The approach resulted in technical parameters
similar to those obtained by big producers of similar equip-
ment in the world.
It is well known that the first integrated gas chromatograph
was developed in the late 70’s of the 20th century by An-
gell, Terry and Jerman [1]. After several years of redesign-
ing, production of the portable gas chromatograph was un-
dertaken by MTI Inc. (USA) and carried out in the late
80’s and early 90’s. Later the instrument became widely
used under the name of Hewlett Packard (Agilent USA,
http://www.chem.agilent.com).
At the moment, few projects devoted to the development
of integrated gas chromatographs exist in Europe [2, 3],
although many companies have been developing their own
custom-designed gas meters based on the solutions used by
Agilent. The lack of an independent market of key compo-
nents and/or assembled portable gas chromatographs is the
most important barrier blocking wider application of minia-
ture gas chromatographs for on-line analysis in environment
protection, gas systems electroengineering systems, etc.
We have built a portable (weighting aprox. 3.5 kg) gas chro-
matograph for continuous analysis of a gas mixture. The
lowest detection level obtained is a few ppm, the average
analysis time is below 6 minutes (depending on a column
applied), the repetition time is 10 seconds. All parameters
of the GC may be adjusted electronically, the results of the
analysis may be visualized immediately. At the moment
it seems that our gas chromatograph is the only European
solution comparable to Agilent/HP standards.
We would like to emphasize that the GC presented here
is the effect of a long-lasting cooperation between several
partners from academic and research institutes in Poland
(Wrocław, Warsaw, Katowice). The success of this shared
efford relies heavily on programs of the State Commit-
tee for Scientific Research PBZ 2705 (basic technologies
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applicable in GC fabrication) and PBZ 01915, as well as
on other projects carried out by EMAG Katowice.
We hope that good scientific results reported here will be
followed by technology transfer and industrial implementa-
tion of the integrated GC.
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Abstract—A review of recent results concerning the low fre-
quency noise in modern CMOS devices is given. The ap-
proaches such as the carrier number and the Hooge mobility
fluctuations used for the analysis of the noise sources are pre-
sented and illustrated through experimental data obtained on
advanced CMOS SOI and Si bulk generations. Furthermore,
the impact on the electrical noise of the shrinking of CMOS
devices in the deep submicron range is also shown. The main
physical characteristics of random telegraph signals (RTS) ob-
served in small area MOS transistors are reviewed. Experi-
mental results obtained on 0.35–0.12 µ m CMOS technologies
are used to predict the trends for the noise in future CMOS
technologies, e.g., 0.1 µ m and beyond. For SOI MOSFETS,
the main types of layout will be considered, that is floating
body, DTMOS, and body-contact. Particular attention will be
paid to the floating body effect that induces a kink-related ex-
cess noise, which superimposes a Lorentzian spectrum on the
flicker noise.
Keywords—CMOS, SOI, low frequency noise, fluctuations,
kink-related excess noise, DTMOS.
1. Introduction
The low frequency (LF) noise and fluctuations in metal-
oxide-semiconductor (MOS) devices have been the sub-
ject of intensive research during the past years. The
LF noise is becoming a major concern for scaled-down
devices, since the 1/f noise increases as the reciprocal of
the device area [1–38]. Excessive low frequency noise and
fluctuations could lead to serious limitation of the func-
tionality of the analog and digital circuits. The 1/ f noise
is also of paramount importance in RF circuit applica-
tions where it gives rise to phase noise in oscillators or
multiplexers [33]. The development of submicron CMOS
technologies has led to the onset of new type of noise,
i.e., random telegraph signals (RTS’s) [8–10, 15], yielding
large current fluctuations, which can jeopardize the circuit
functionality. In addition, thanks to their structure, the SOI
technologies present several intrinsic properties for analog
and RF applications. For instance, as it is well established
now, these interesting devices allow the reduction of the
power consumption at a given operating frequency.
Moreover, the high insulating properties of SOI substrates,
in particular with the use of high resistivity material, leads
to high performance mixed-signal circuits [34–36]. How-
ever, in order to use this kind of devices in such appli-
cations, low frequency noise, which can directly impact
RF or analog integrated circuits, needs to be thoroughly
evaluated. Following the specifications of the ITRS road-
map, the 1/ f noise amplitude is predicted to decrease
in modern technologies. But, the maximum signal is
also lowered with decreasing operation voltage leading to
a deterioration of the signal to noise ratio. Therefore, ac-
curate characterization of the noise behavior has to be es-
tablished.
The aim of this paper is first to present recent issues about
the low frequency and RTS noise in CMOS devices. The
approaches such as the carrier number and the Hooge mo-
bility fluctuations used for the analysis of noise sources will
be presented and illustrated through experimental data ob-
tained on advanced CMOS SOI and Si bulk generations.
The application of low frequency noise measurements
as a characterization tool for large area MOS devices will
also be discussed. Besides, the main physical parameters
characterizing the RTS’s in small area MOS transistors
will be briefly reviewed. Experimental data obtained on
0.35–0.12 µm CMOS technologies will be used to predict
the trends for the noise in the future CMOS technologies,
e.g., 0.1 µm and beyond.
2. Low frequency noise
in large area devices
2.1. Carrier number fluctuations and correlated mobility
fluctuations
In the classical carrier number fluctuation approach, the
fluctuations in the drain current stem from the fluctua-
tions of the inversion charge nearby the Si-SiO2 inter-
face, arising from the variations of the interfacial oxide
charge after dynamic trapping/detrapping of free carriers
into slow oxide border traps. These interface charge fluc-
tuations δQit can be equivalently equated to a flat band
voltage variation δV f b = −δQit/(WLCox). Moreover, in
a more detailed analysis one should also take into ac-
count the supplementary mobility change δ µe f f due to the
modulation of the scattering rate induced by the interface
charge fluctuations. The drain current fluctuations therefore
read [16, 22]:
δ Id =−gm δ V f b−α Id µe f f δ Qit , (1)
where gm is the transconductance, µe f f is the effective mo-
bility, α is the Coulomb scattering coefficient (≈ 104 Vs/C
for electrons and 105 Vs/C for holes).
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This leads to a normalized drain current and input gate
voltage noise SV g = SId /g2m for strong inversion:
SId /I
2
d = (1+α µe f f Cox Id/gm)2
(
gm
Id
)2
SV f b (2a)
and
SVg = SV f b
[
1+α µ0 Cox(Vg−Vt)
]2
, (2b)
where µ0 is the low field mobility, Cox is the gate oxide ca-
pacitance, Vt is the threshold voltage, SV f b = SQit /(WLC2ox)
with SQit (C2/Hz/cm2) being the interface charge spectral
density per unit area, W the device width and L the device
length.
The spectral density of the oxide interface charge depends
essentially on the physical trapping mechanisms into the
oxide. For a tunneling process, the trapping probability
decreases exponentially with oxide depth x, so that the flat
band voltage spectral density takes the form [2, 3]:
SV f b =
q2kT λ Nt
WLC2ox f γ
, (3)
where f is the frequency, γ is a characteristic exponent
close to 1, λ is the tunnel attenuation distance (≈ 0.1 nm),
kT is the thermal energy and Nt is the volumetric oxide
trap density (eV−1 cm−3).
For a thermally activated trapping process [7], the trapping
probability decreases exponentially with the cross section
activation energy Ea, so that the flat band voltage spectral
density reads [11]:
SV f b =
q2k2T 2Nit
WLC2ox f γ ∆Ea
, (4)
where ∆Ea is the amplitude of the activation energy dis-
persion and Nit is the oxide trap surface state density
(eV−1 cm−2). In both trapping mechanisms, the 1/ f na-
ture of the spectrum stems from the uniform distribution in
log scale of the involved time constants [5].
It should be mentioned that Eqs. (2a,b) also applies to the
nonlinear regime of MOSFET operation [23]. Indeed, the
drain voltage dependence of SId /I2d is naturally accounted
for by that of the transconductance to drain current ratio
squared (gm/Id)2. This can been checked experimentally by
comparing the respective variations of SId /I2d and (gm/Id)2
with drain voltage Vd .
2.2. Hooge mobility fluctuations
In the Hooge model [4], the drain current noise results from
the fluctuations of the carrier mobility through the varia-
tions in the scattering cross section entering the collision
probability likely due to phonon number fluctuations [6].
This leads to a flicker noise with the amplitude inversely
proportional to the total number of carriers in the device.
The normalized drain current noise and input gate volt-
age noise in ohmic operation can then be written in the
form [17, 22]:
SId
I2d
=
qαh
WLQi f (5)
and
SVg =
qαh
WL f Cox (Vg−Vt)
[
1+θ(Vg−Vt)
]2
, (6)
where Qi is the inversion charge, αh is the Hooge parameter
(≈ 10−4−10−6), and θ is the mobility attenuation coeffi-
cient.
Similarly, in the case of the nonlinear region of MOSFET
operation, the inversion layer is no longer uniform along the
channel and the normalized drain current can be expressed
as [17]:
SId
I2d
=
qαh
fWL2
L∫
0
dy
Qi(y) =
qαh
fWL2
Vd∫
0
W µef f
Id
dφc
=
qαh < µef f > Vd
f L2Id , (7)
where < µef f > is the average mobility along the channel.
Indeed, in the ohmic region, Eq. (7) reduces to Eq. (5).
Therefore, in all the cases (ohmic and nonlinear regions),
the normalized drain current noise due to Hooge mobility
fluctuations varies as the reciprocal drain current.
2.3. Impact of series resistance
The impact of series resistance on the low frequency noise
can simply be obtained by adding to the channel current
noise the contribution of the excess noise arising from the
access region. For instance, in the linear region, the total
drain current noise becomes [26]:
SId
I2d
=
(
SId
I2d
)
channel
+
(
Id
Vd
)2
SRsd , (8)
where SRsd is the spectral density of source-drain series
resistance.
For the carrier number fluctuations, one gets:
SId
I2d
=
(
1+α µe f f Cox Id/gm
)2 (gm
Id
)2
SV f b +
(
Id
Vd
)2
SRsd .
(9)
2.4. Diagnosis of the low frequency noise sources
2.4.1. Measurements in the linear regime
A generic procedure for the diagnosis of the excess LF no-
ise sources in a MOS transistor can be drawn from the
above analyses [22]. The normalized drain current noise
versus drain current characteristics in a log-log scale can
first be inspected for comparison with Eqs. (2) and (7).
If the normalized drain current spectral density varies with
the drain current as the transconductance to drain current
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Fig. 1. Variation of the normalized drain-current noise versus
drain current for (a) n-channel and (b) p-channel 0.18 µm CMOS
devices.
ratio squared, one can likely conclude that carrier number
fluctuations dominate. Furthermore, if the associated in-
put gate voltage noise shows a parabolic dependence on
the gate voltage at strong inversion, the correlated mobility
fluctuations might be involved (α  1 in Eq. (2)).
Hooge mobility fluctuations can also be diagnosed using
the SId /I2d (Id) plot in a log-log scale. If the normalized
current noise varies as the reciprocal of the drain current
from weak to strong inversion, it can be concluded that
Hooge mobility fluctuations dominate.
Moreover, if the normalized drain current noise increases
at high drain current, this is indicative of an enhanced LF
noise contribution of the access resistance (see Eq. (8)).
Figure 1 gives typical examples of SId /I2d (Id) characteris-
tics for 0.18 µm CMOS Si bulk devices. They illustrate
Fig. 2. Normalized drain-current power spectral density SId /I
2
d
at Vd = 50 mV as a function of drain current at different chan-
nel lengths for (a) NMOS FB partially-depleted; (b) NMOS fully
depleted and (c) PMOS FB partially-depleted SOI devices. Full
lines: SVg ∗ (gm/Id)
2.
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a very good correlation between the normalized drain cur-
rent noise and the transconductance to drain current ratio
squared from weak to strong inversion. Therefore, in this
case, it can be inferred that carrier number fluctuations are
the main LF noise source. This behavior is representative
of modern n- and p-channel devices (L < 0.35 µm), where
both device types operate in surface mode due to the dual
poly gate material. In contrast, for 0.35 µm technology,
it was found that p-type transistors obey Hooge mobility
model due to the buried architecture of the channel with
n+ Si poly gate [29]. Therefore, in general, for surface
mode operated MOSFETs, the LF noise is found to re-
sult from carrier number fluctuations whereas, for volume
mode operated devices, Hooge mobility fluctuations should
contribute more.
Figure 2 shows the normalized drain current power spec-
tral density SId /I2d in the ohmic regime (Vd = 50 mV),
plotted as a function of the drain current for n-channel
partially-depleted (PD) SOI MOSFETs (Fig. 2a) and for
n-channel fully-depleted (FD) SOI MOSFETs (Fig. 2b) for
two channel lengths: L = 0.25 and 0.12 µm. In this plot,
the straight line represents the front gate power spectral den-
sity SVg multiplied by the ratio (gm/Id)2, where gm stands
for the gate transconductance. A good correlation is ob-
tained between these two quantities, confirming the re-
sults predicted by the McWhorter model, which associates
the 1/ f noise with the carrier number fluctuations. More-
over, some difference in strong inversion can be observed
(p-channel, Fig. 2c), which is attributed to the correlated
mobility fluctuations.
2.4.2. Measurements in the saturation mode
Low frequency noise characterization of SOI devices also
needs to be carried out in the saturation mode, where bias
Fig. 3. Drain-current power spectral density, normalized to the
width W as a function of drain voltage, at f = 10 Hz for FB-PD
devices with two channel lengths (L = 0.25 and 0.12 µm) and for
BC devices with L = 0.25 µm.
conditions give birth to the kink-related excess noise ob-
served in SOI devices. The drain current spectral den-
sity SId , normalized to the width, is plotted (Fig. 3) versus
the applied drain voltage Vd for 0.12 µm floating body (FB)
PD SOI and for L = 0.25 µm with FB-PD and body-
contacted (BC) technologies.
Fig. 4. (a) Drain current power spectral density versus frequency
for 0.25 µm FB and BC partially-depleted devices, at different
drain voltages and (b) drain bias dependence of the plateau noise
level and the corner frequency for 0.25 µm PD device with a float-
ing body.
A substantial kink effect is clearly observed in the case of
FB-PD devices, and a low frequency excess noise occurs
for a drain bias corresponding to the kink effect in static
measurements. This noise peak shifts with the frequency,
towards higher Vd . However, the kink effect disappears
when the SOI film is connected to the ground. The float-
ing body effect induces a kink-related excess noise, which
superimposes a Lorentzian spectrum on the flicker noise,
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characterized by a corner frequency, fc, and a plateau noise
level, SId (0).
Several mechanisms have been proposed to explain this ex-
cess noise, such as trap-assisted generation-recombination
noise [37] or shot noise amplified by floating body ef-
fect [38]. This behavior is clearly shown in Fig. 4a for
a 0.25 µm PD device at different values of Vd . It is impor-
tant to note that the corner frequency and the plateau noise
level of the Lorentzian spectrum depend both on the drain
bias (Fig. 4b).
For PD devices, fc increases and the noise level of the
plateau of the Lorentzian spectrum decreases continuously
as the drain bias is enhanced. This is due to a close corre-
lation between the substrate current, IB, and the kink phe-
nomenon. The noise plateau level is reversely proportional
to IB and the corner frequency is proportional to the sub-
strate current. Moreover, a relevant point here is the differ-
ence between the kink noise overshoot for 0.25 and 0.12 µm
PD technologies. The magnitude for L = 0.12 µm is only
one decade high, contrary to the 0.25 µm SOI CMOS
technology for which two orders of magnitude were ob-
tained.
3. Random telegraph signals in small
area MOS devices
The observation of RTS’s in small area MOS transistors
is commonly attributed to individual carrier trapping at the
silicon-oxide interface [8–10, 14, 15, 18]. The drain current
RTS fluctuations can be interpreted as conductance mod-
ulation originating from carrier number and/or subsequent
mobility fluctuations.
Figure 5 displays a typical time domain waveform of the
drain current illustrating the three main RTS parameters. As
the transition times from low to high level (and vice versa)
are Poisson distributed random variables, the RTS parame-
ters have to be measured using statistical analysis [12, 21].
The histogram of the drain current amplitudes, which is no
longer Gaussian, provides the average drain current RTS
amplitude ∆Id . The average values of the high and low
level time constants represent, for an acceptor like trap, the
capture time τc and the emission time τe, respectively.
The drain current spectrum of a random telegraph signal
has a Lorentzian shape [1]:
SId = 4A∆I
2
d
τ
1+ω2τ2
, (10)
where τ = (1/τc + 1/τe)−1 is the effective time constant,
A = τ/(τc +τe) = ft(1− ft) is the space mark ratio ω = 2pi f
is the angular frequency and ft is the trap occupancy factor,
ft = 1/
{
1 + exp
[
(Et −E f )/kT
]}
with Et being the trap
energy and E f the Fermi level position.
The drain current RTS amplitude can be calculated assum-
ing that the trapping of an elementary charge q in the chan-
nel changes the local conductivity [12, 23–25]. It is easy to
Fig. 5. Typical time-domain plot of the drain current for RTS
noise (a) and corresponding amplitude histogram (b).
show that, to a first order approximation, the relative drain
current RTS amplitude is given by [25, 27]:
∆Id
Id
=
gm
Id
q
WLCox
(
1−
xt
tox
)
, (11)
where xt is the distance of the trap to the Si-SiO2 interface
and tox is the gate oxide thickness.
This expression, which applies to the ohmic and nonlinear
regions, shows that the RTS amplitude should vary with
drain and gate voltages as the transconductance to drain
current ratio. It is also worth noticing that it represents the
amplitude version of Eq. (2a) for α = 0.
Figure 6 displays typical variations of the relative drain
current RTS amplitude with gate and drain voltages as
obtained on NMOSFETs, which illustrate the validity of
Eq. (11). This relation is rather well appropriate for the
strong inversion region. However, it does not explain quan-
titatively the huge sample-to-sample variations of the RTS
amplitude observed in weak inversion [27]. It has been
proposed that a proportionality factor depending on the trap
area could be introduced in Eq. (11) in order to extend its
range of application [27].
The capture and emission times are in general governed by
the Shockley-Read-Hall statistics [12]:
τc =
1
σnsvth
and τe =
1
σn1vth
, (12)
where vth is the thermal velocity, ns is the surface carrier
concentration, n1 is the surface carrier concentration when
28
Low frequency noise in advanced Si bulk and SOI MOSFETs
Fig. 6. Typical variations of the capture and emission times with
gate (a) and drain (b) voltages. The lines show the results from
the SRH model with appropriate parameters.
the Fermi level E f equals the trap energy Et , and σ is the
trap cross section including tunneling effect and activated
process [12, 20].
4. Low frequency noise in DTMOS
In this section, low frequency noise (LFN) in n- and
p-channel dynamic-threshold MOSFET’s on unibond sub-
strate (SOI) is investigated. Two different types of tran-
sistors have been used: with and without current limiter.
The LFN in DTMOS is analyzed in ohmic and saturation
regimes. The impact of the use of a current limiter (clamp-
ing transistor) is shown. An explanation based on floating
body effect inducing excess noise is proposed.
Due to a high-leakage current when the body is strongly
forward biased, a small size current limiter is added be-
tween the gate and body in a DTMOS structure. Figure 7
shows the two device types. Note that the clamping tran-
sistor complicates the design but prevents the body poten-
tial (VBS) from exceeding 0.65 V and allows the opera-
tion at 1 V gate bias without high gate current. Figure 8
shows drain and gate static currents versus gate voltage for
0.25 µm N-DTMOS with and without a clamping transis-
tor. We can note the gate current limitation thanks to the
clamping transistor.
Fig. 7. Schematics of the two transistor types. DTMOS (a) with-
out a clamping transistor and (b) with a clamping transistor.
Fig. 8. Drain and gate currents, and gate transconductance versus
gate voltage at Vd = 50 mV for 0.25 µm DTMOS with and without
current limiter.
In Fig. 9a the drain current power spectral density (SId ) in
the ohmic region (Vd = 50 mV) is plotted as a function of
frequency at various levels of drain current, for 0.25 µm
n-channel DTMOS without a clamping transistor. 1/ f spec-
tra are obtained for all drain-current levels. Similar results
have also been obtained in PMOS transistors.
If a clamping transistor is used with a DTMOS, however,
SId ( f ) shows Lorentzian spectra (Fig. 9b). These spectra
are strongly dependent on the gate voltage of the current
limiter (VGlim). The plateau level of the Lorentzian spec-
trum decreases and the corner frequency increases when
VGlim increases (Fig. 9b). This behavior is quite similar to
the noise overshoot (at high Vd) induced by the kink effect
in partially depleted SOI, which is due to the impact ioniza-
tion mechanism. In our case, Vd is too weak to induce the
impact-ionization current, however, the clamping transistor
current flows through the body inducing an excess noise
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following Lorentzian spectra. When VGlim is between zero
and 1 V, the body potential is fixed by the clamping tran-
sistor current and, consequently, this current increases the
body potential inducing a direct biasing of the source-body
junction and a kink-excess-like noise is obtained, even at
low drain voltage. At VGlim = 1 V, the clamping transistor
is on, therefore, the body is directly connected to the gate.
In this case, a quasi 1/ f behavior is obtained (Fig. 9b).
Fig. 9. Drain current power spectral density versus frequency
in ohmic region for 0.25 µm n-channel DTMOS without (a) and
with (b) current limiter.
Figure 10 shows the normalized drain current noise ver-
sus drain current for N- and PMOS transistors in BC and
DTMOS modes. A good correlation with (gm/Id)2 for
n- and p-channel is obtained. It confirms, therefore, that
the noise source in these devices is due to the carrier
number fluctuations. Moreover, for all devices, the same
drain-current noise is obtained, at least in weak inversion.
Fig. 10. Normalized drain current power spectral density SId /Id
2
at Vd = 50 mV and two channel lengths for (a) NMOS and
(b) PMOS SOI devices. Full symbols for body-contacted and
open symbols for DTMOS.
Some difference in strong inversion can be observed
(1 µm p-channel BTMOSFET), which is attributed to the
correlated mobility fluctuations.
5. Gate induced floating body effects
Low frequency excess noise associated to gate induced
floating body effect is reported in partially depleted SOI
MOSFETs with ultra-thin gate oxide. This is investigated
with respect to floating body devices biased in linear
regime. Due to a body charging from the gate, a Lorentzian-
like noise component is superimposed on the conventional
1/ f noise spectrum. This excess noise exhibits the same be-
haviour as the kink-related excess noise previously observed
in partially depleted devices in the saturation regime.
Indeed, scaling metal-oxide-semiconductor devices to very-
deep submicron dimensions has resulted in an aggressive
shrinking of the gate oxide thickness. In this ultra-thin
30
Low frequency noise in advanced Si bulk and SOI MOSFETs
gate oxide range, direct tunneling from the gate clearly ap-
pears, and increases exponentially with decreasing oxide
thickness. Taking into consideration the case of floating
body PD SOI MOSFETs with a 2 nm front gate oxide, the
gate-to-body tunneling component becomes large enough
to charge the body of the devices, resulting in gate induced
floating body effects (GIFBE) observed even in the linear
regime.
Fig. 11. (a) Id and gm transfer characteristics of a W/L =
10/0.12 µm PD NMOSFET at low drain voltage (Vd = 10
to 50 mV), and (b) drain current power spectral density of
a W/L = 10/1 µm PD NMOSFET with Vd = 50 mV. The two
different frequencies are 10 Hz and 80 Hz.
Figure 11a illustrates the drain current and transconduc-
tance measured in the linear regime for Vd = 10 up to
50 mV for a W/L = 10/0.12 µm PD NMOSFET. A sud-
den increase of the drain current is noticeable close to
Vg = 1.1−1.2 V regardless of the drain bias. This results
in an unforeseen second hump in the transconductance char-
acteristics, the value of which exceeds that of the normal
peak. The same feature is observed in PMOSFETs. Then,
we considered the drain current power spectral density ver-
sus the applied front-gate bias for two different frequencies
( f = 10 and 80 Hz). The results are plotted in Fig. 11b
for a W/L = 10/1 µm FB-PD SOI MOSFET biased with
a drain voltage Vd = 50 mV. The level of noise overshoot
attributed to the GIFBE is almost two decades for this de-
vice. The shift of the noise peak towards higher gate biases
with increasing measurement frequency is clearly shown
in Fig. 10b.
6. Summary and conclusion
A brief review of recent results concerning the low fre-
quency noise in modern CMOS devices has been given.
The approaches such as the carrier number and the Hooge
mobility fluctuations used for the analysis of the noise
sources have be presented and illustrated through experi-
mental data taken on advanced CMOS generations. The
use of low frequency noise measurements as a character-
ization tool for large area MOS devices has also be dis-
cussed. Moreover, the main physical parameters character-
izing the RTS’s in small-area MOS transistors have been
reviewed. An overview of the low frequency noise in both
partially and fully depleted SOI CMOS technologies has
been given. An enhancement of the overall noise level is
noticeable when reducing the channel length. As regards
partially depleted devices, the kink-related excess noise
magnitude is reduced with the channel length, especially
in terms of Lorentzian-like spectra and corner frequency
evolution. The LFN in DTMOS was studied in ohmic and
saturation regimes and the impact of the use of a current
limiter was thoroughly analyzed. Finally, the impact of the
oxide thickness thinning on the noise was also shown.
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Abstract—The local value distributions of the effective con-
tact potential difference (ECPD or the φMS factor) over the
gate area of Al-SiO2-Si structures were investigated for the
first time. A modification of the photoelectric φMS measure-
ment method was developed, which allows determination of
local values of this parameter in different parts of metal-
oxide-semiconductor (MOS) structures. It was found that
the φMS distribution was such, that its values were highest far
away from the gate edge regions (e.g., in the middle of a square
gate), lower in the vicinity of gate edges and still lower in
the vicinity of gate corners. These results were confirmed by
several independent photoelectric and electrical measurement
methods. A model is proposed of this distribution in which
the experimentally determined φMS(x,y) distributions, found
previously, are attributed to mechanical stress distributions
in MOS structures. Model equations are derived and used to
calculate φMS(x,y) distributions for various structures. Results
of these calculations remain in agreement with experimentally
obtained distributions. Comparison of various characteristics
calculated using the model with the results of photoelectric
and electrical measurements of a wide range of Al-SiO2-Si
structures support the validity of the model.
Keywords— MOS structure, photoelectric measurements, elec-
trical parameters, mechanical stress.
1. Introduction
It has been previously shown (e.g., [1, 2]) that mechani-
cal stress in metal-oxide-semiconductor (MOS) devices in-
fluences their electrical parameters. One of these elec-
trical parameters is the effective contact potential differ-
ence (ECPD), called also the φMS factor. The dependence
of φMS on stress was quantitatively estimated in [3]. On the
other hand, it has been shown [2, 4, 5] that usually, me-
chanical stress is nonuniformly distributed under the gate
of a MOS structure. In case of metal gate structures stud-
ied in this work, the mechanical stress distribution in the
dielectric layer under the gate is characterized by a consid-
erable compressive stress σ0 in the central part of the gate
and abrupt stress changes in the vicinity of gate edges, as
shown in Fig. 1. It is therefore expected that φMS will have
different values in the vicinity of gate edges and far away
from them. This has not been observed until now, since
conventional methods used to determine electrical param-
eters of MOS devices, including φMS, measure the param-
eter values which are averaged over the gate area. In this
work, the lateral distributions of φMS values over the gate
area were measured for the first time. A new measurement
method was developed for that purpose, which is a modi-
fication of the photoelectric φMS measurement method [6],
as described below.
Fig. 1. The expected one-dimensional distribution of stress σox(z)
in the oxide layer under the aluminum gate.
Photoelectric measurement results and their correlation
with stress distributions are supported by electrical mea-
surements of various MOS structures. A model of lateral
distribution of φMS local values over the gate area has also
been developed and is presented later. A range of measure-
ment results fully supports the validity of the model.
2. Experimental
2.1. Measurement methods
Distributions of ECPD local values over the gate area were
measured using a newly developed modification of the pho-
toelectric φMS measurement method [6]. The principle of
this modified photoelectric method is illustrated in Fig. 2.
A focused beam of laser generated UV radiation illumi-
nates a small fragment of the gate area, causing internal
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photoemission to take place in this region of the MOS struc-
ture. The resulting photocurrent I versus gate voltage VG
characteristics can be taken in the external circuit. Anal-
ysis of these characteristics allows determination of the
local φMS value in the illuminated region, as described
in [6] and references therein. Hence, scanning the gate
Fig. 2. Illustration of the principle of the modified photoelectric
method of φMS determination.
with the UV light beam allows determination of the lateral
φMS distribution over the gate area. Results obtained using
this method are verified using the purely electrical C(V )
measurements and using the photoelectric measurements
made on entire MOS capacitors of different shapes and di-
mensions, as described later.
2.2. Measured structures
In this work, measurements were made on Al/SiO2/n
+-Si
(ρ ∼= 0.015 Ωcm) and on Al/SiO2/n-Si (ρ ∼= 4 Ωcm) capaci-
tors of different geometries. MOS capacitors with different
gate shape and area were characterized on each of the sili-
con wafers under investigation. The aluminum gates were
either square shaped (SQ), with side a = 0.1 . . . 1.0 mm, or
were in the form of sets of narrow aluminum lines (STR).
Although SiO2 layers of current technological interest are
thinner than tox ∼= 3 nm, we used thicker oxides to optimize
the sensitivity of the applied photoelectric methods [6].
MOS structures with three oxide thicknesses tox = 20, 60
and 160 nm, and two aluminum gate thicknesses tAl = 35
and 400 nm were used in this study.
2.3. Measurement results
First, the ECPD values were determined by the standard
photoelectric method [6], for MOS capacitors with widely
different values of R, where R is the ratio of the gate
perimeter P to the gate area A of the MOS structure. Typ-
ical results of such measurements are shown in Fig. 3.
It can be seen, that φMS values for entire MOS capaci-
tors decrease monotonically with increasing R ratio and
Fig. 3. The φMS measurement results (solid squares) for the entire
SQ and STR gate Al-SiO2-Si capacitors with different R ratios.
Lines are drawn for eye guiding purposes.
Fig. 4. Spectral characteristics of the zero-photocurrent-volt-
age V 0G(λ ), taken for two Al-SiO2-Si capacitors with different
R values.
tend to saturate for large values of R. It was also found
that the spectral characteristics of the zero-photocurrent-
voltage V 0G(λ ), taken for capacitors of different R values,
are shifted in parallel against each other along the voltage
axis, as shown in Fig. 4. Since for any MOS structure:
V 0G(λ ) = φMS +const(λ ); [6], this result shows that for two
structures with different R ratios, the difference between
their φMS values can be determined at any wavelength λ
within the used UV range. The φMS(R) dependence, illus-
trated in Figs. 3 and 4, suggests, although indirectly, that
φMS values in the vicinity of gate edges are lower than far
away from these edges. The direct proof of this property
requires the use of measurement techniques, which allow
determination of local φMS values in the regions, which are
small in comparison with the overall dimensions of the gate.
Hence, the modified photoelectric method, described above
and illustrated in Fig. 2, was used for that purpose. The
typical V 0G(z) characteristics (where z is a coordinate in the
gate surface plane), taken using this method, are shown in
Fig. 5, which proves that indeed φMS values at gate edges
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are lower than in the middle of the gate, and that in the
vicinity of gate corners the φMS values are still lower than
near the gate edges.
Fig. 5. Typical results of V 0G = φMS +const. local value measure-
ments versus distance z, for SQ Al(35 nm)-SiO2(60 nm)-Si(n+)
structure. Distance z is measured: 1) along the diagonal of the
gate; 2) parallel to gate edges and through the middle of the gate.
Fig. 6. Average VFB values (squares) and their standard de-
viations (error bars) measured on SQ gate Al-SiO2-Si capacitors
with different R ratios. The solid squares are for thicker aluminum
gate structures (tAl = 400 nm), and the open squares are for thin-
ner aluminum gate structures (tAl = 35 nm). Lines are drawn as
eye guides.
All the evidence of nonuniform ECPD distributions over
the gate area, presented above, is based on photoelectric
measurements. To exclude the possibility that the observed
results are due to some unidentified optical effect, taking
place when UV radiation illuminates the edges and cor-
ners of the gate, the results were confirmed by electri-
cal measurements which do not involve the use of radi-
ation. Taking into account that the φMS value directly influ-
ences that of the flat-band voltage VFB, capacitance – volt-
age C(VG) characteristics were taken for MOS capacitors
with different R ratio, and VFB values were determined from
these characteristics. This way VFB values were obtained for
thousands of Al/SiO2/n-Si capacitors, with different R ra-
tio, which were identically processed as the Al/SiO2/n
+-Si
structures measured by photoelectric methods, as described
above. Results of these measurements consistently show
that flat-band voltage values decrease with increasing val-
ues of R. Typical results of such measurements made on
square gate (SQ) capacitors, with R = 4, 8, 20 and 40 mm−1
are shown in Fig. 6, for structures with aluminum gate
thicknesses tAl = 35 and 400 nm, fully confirming the
conclusions drawn from results obtained by photoelectric
methods.
3. Model
Stress distribution in the SiO2 layer under the gate of
a MOS capacitor, such as the distribution shown in Fig. 1,
can be modeled in one dimension as:
σ(z) = σ0 +∆σ(z) (1)
with:
∆σ(z) = ∆σ
{
exp(−z/L)+ exp[−(a− z)/L]
}
, (1a)
where σ0 is the compressive stress in the central part of
the gate, ∆σ = ∆σ(0) = ∆σ(a) is the maximum deviation
of σ(z) from the σ0 value which occurs at gate edges (for
z = 0 and z = a), a is the width of the gate in z-direction,
and L is the characteristic length of the stress distribution.
Assuming that the lateral φMS distribution, discussed above,
is caused by lateral stress distributions, in such a way that
|∆φMS(z)| is proportional to ∆σ(z), the one dimensional
φMS(z) distribution can be expressed as:
φMS(z) = φMS0 +∆φ
{
exp(−z/L)
+exp[−(a− z)/L]
}
, (2)
where φMS0 is the φMS value far away from gate edges,
∆φ = ∆φ(0) = ∆φ(a) is the deviation of φMS(z) from the
φMS0 value which occurs at gate edges (for z = 0 and z = a),
and as results from experiment ∆φ is negative. The average
φMS value for the entire MOS capacitor, designated φMS is
given by:
φMS =
1
a
a∫
0
φMS(z)dz (3)
and is a function of the a/L ratio.
The one dimensional analysis, presented so far, can be
applied to some of the MOS capacitors of practical in-
terest, e.g., to structures with gates in form of long and
narrow stripes (STR), used in our experiments. However,
in most of the cases, the problem considered is not of
a one dimensional nature. For instance, for structures with
square gates (SQ), of side length a, lying in the x, y plane,
the ∆σ(x) and ∆φMS(x) distributions are equally impor-
tant as ∆σ(y) and ∆φMS(y). Assuming that the properties
36
Variability of the local φMS values over the gate area of MOS devices
of the MOS system are isotropic in the x, y plane, these
distributions can be expressed by Eqs. (1) and (2), with
the z variable replaced by x and y. Assuming further that
the principle of superposition can be applied to stress and
ECPD distributions in the x, y plane, one obtains:
∆φMS(x, y) = ∆φMS(x)+∆φMS(y) (4)
and
φMS(x,y) = φMS0 +∆φMS(x,y) . (5)
Equations (5) and (4), together with expressions for
∆φMS(x) and ∆φMS(y), analogous to Eq. (2), determine the
φMS(x,y) distribution in the x, y plane of the gate area.
Examples of φMS(x, y) distributions, calculated using the
above equations, for structures with square gates (SQ) of
different side lengths a are shown in Fig. 7.
Fig. 7. The φMS(x, y) distribution calculated using the model,
for SQ gate Al-SiO2-Si capacitors of different side length a:
(a) a = 1 mm; (b) a = 0.25 mm; (c) a = 0.1 mm, and using
φMS0 = 0 V, ∆φ = −0.1 V, L = 0.05 mm in the expressions for
∆φMS(x) and ∆φMS(y).
For such structures the average φMS value, designated φMS,
is given by:
φMS =
1
a2
a∫
0
a∫
0
φMS(x, y)dxdy . (6)
The integration of Eq. (6) yields:
φMS = φMS0 +4
∆φ ·L
a
[
1− exp
(
−
a
L
)]
(7)
showing that φMS is a function of a/L, as clearly seen in
Fig. 7. Equation (7) can be transformed to explicitly give
the dependence of φMS on the previously introduced R ratio:
φMS = φMS0 +∆φ ·L ·R
[
1− exp
(
−
4
L ·R
)]
. (8)
For capacitors with gates in form of long and narrow stripes
of width a and length l, (l  a), similar reasoning leads to:
φMS = φMS0 +∆φ ·L ·R
[
1− exp
(
−
2
L ·R
)]
. (9)
The dependence of φMS on R should be reflected in the
dependence of the flat-band voltage VFB (as measured on
the entire MOS structure) on R. Assuming that the effective
charge of the MOS system does not significantly depend
on R, the VFB(R) dependence for square gate structures is:
VFB = VFB0 +∆V ·L ·R
[
1− exp
(
−
4
L ·R
)]
, (10)
where VFB0 is the local VFB(x, y) value far away from the
gate edges, and |∆V | is maximum deviation of VFB(x, y)
from the VFB0 value (∆V is negative). Equations (8)–(10)
are the equations of the model which can be used to deter-
mine φMS(R) and VFB(R) dependencies in MOS structures,
as shown below.
4. Verification
To verify the model, experimental results were fit with
the model equations. The best fit of model equations to
the measurement results yields the model parameters for
a given set of experiments, i.e., the values of φMS0 , ∆φ
and L, or VFB0 , ∆V and L. As an example, model Eqs. (8)
and (9) were fit to the φMS measurements illustrated in
Fig. 3, and the result is shown in Fig. 8. The fit is good
both for the square (SQ) gate structures (Eq. (8)) and for the
(STR) structures with gates in form of narrow aluminum
stripes (Eq. (9)). It should be noted that in both cases the
fit is obtained for the same values of φMS0 and ∆φ which
strongly support the validity of the model. The (effective)
L value is different for SQ and STR structures, since for
STR structures L is comparable to the width a of the alu-
minum lines and the influences of both line edges overlap.
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Fig. 8. Curves calculated using Eqs. (8) and (9) fit to the mea-
surement results shown in Fig. 3, obtained for Al-SiO2-Si capac-
itors with SQ and STR gates. Both curves are calculated using
φMS0 = 0.236 V, and ∆φ = −0.106 V in Eqs. (8) and (9). The
curve calculated for SQ structures (model a) uses L = 0.056 mm
in Eq. (8), and the curve calculated for STR structures (model b)
uses L = 0.090 mm in Eq. (9).
Fig. 9. Curves calculated using Eq. (10) fit to the VFB mea-
surement results shown in Fig. 6, for SQ gate Al-SiO2-Si capac-
itors with different R ratio and different aluminum gate thick-
ness. The upper curve (for tAl = 400 nm) is calculated us-
ing VFB0 = −0.400 V, ∆V = −0.148 V, and L = 0.170 mm in
Eq. (10). The lower curve (for tAl = 35 nm) is calculated us-
ing VFBO = −0.530 V, ∆V = −0.115 V, and L = 0.170 mm in
Eq. (10).
As a result, the shape of the φMS(z) distribution is quite dif-
ferent in this case from the distributions obtained in case
when a  L (e.g., for large SQ structures).
The model was further verified by fitting Eq. (10) to the
VFB measurement results. As an example, Eq. (10) is fit
to the measurement results illustrated already in Fig. 6, as
shown in Fig. 9. The fit is good, both for the capacitors with
thicker and the ones with thinner aluminum gates. It should
be noted that the best fit gives higher values of both VFB0
and |∆V | for structures with thicker gates. This is the re-
sult that was expected since thicker aluminum layers cause
higher compressive stresses σ0 in the SiO2 layer and larger
∆σ deviations at gate edges, supporting the assertion that
the lateral distributions of φMS and VFB values are caused
by lateral distributions of stress σox in the plane of the gate.
Further support for this assertion was gained from an exper-
iment based on the following reasoning. Any change in the
stress distribution under the MOS system gate, should be
reflected in changes of φMS and VFB distributions. A change
of stress distribution can be introduced if a gate of another
MOS structure is placed close enough to the gate of inves-
tigated structure. Hence, a comparison was made between
the VFB(R) characteristics of square gate capacitors, which
were not surrounded by other capacitors in their immedi-
ate vicinity, with the characteristics of identical capacitors
surrounded by protective aluminum rings of the same
thickness tAl = 400 nm, at a distance of 10 µm. The result
Fig. 10. The VFB versus R measurement results obtained for SQ
gate structures with and without the protective aluminum rings
(open squares and open circles). Curves calculated using Eq. 10)
are fit to measurement results for both types of structures. The
upper curve (for SQ gates with protective rings) is calculated
using VFB0 = −0.259 V, ∆V = −0.119 V and L = 0.249 mm
in Eq. (10). The lower curve (for SQ gates without protective
rings) is calculated using VFB0 =−0.319 V, ∆V =−0.115 V, and
L = 0.197 mm in Eq. (10).
of this comparison is shown in Fig. 10. Similarly as in the
case of capacitors with different aluminum gate thickness
(see Fig. 9), a considerable shift is observed between the
VFB(R) characteristics of structures with and without the
protective aluminum rings.
5. Conclusions
The lateral distribution of local ECPD values in the plane
of MOS structure’s gate was studied for the first time. Pho-
toelectric and electrical measurement methods were used in
this investigation. It was found that φMS has a characteristic
distribution over the gate area, with local φMS values being
38
Variability of the local φMS values over the gate area of MOS devices
highest in the middle of the gate, lower at gate edges, and
lowest at gate corners. To study these ECPD distributions,
the photoelectric φMS measurement method was modified
to allow determination of local ECPD values over dimen-
sions that are small in comparison with the dimensions of
the MOS structure. The lateral distributions of ECPD are
attributed to lateral distributions of mechanical stress un-
der the gate of a MOS structure. A simple model has been
proposed of the distribution of local φMS values over the
gate area. The φMS(x, y) distributions calculated using the
model remain in agreement with the ones determined by the
photoelectric method. The validity of the model is further
verified by electrical measurements of the flat-band voltage
VFB values of a range of Al-SiO2-Si capacitors, differing
in the ratio R, of the gate perimeter to gate area.
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Abstract—In this paper we summarize the results of our re-
search concerning the diagnostics of micro- and nanostruc-
ture with scanning probe microscopy (SPM). We describe
the experiments performed with one of the scanning probe
microscopy techniques enabling also insulating surfaces to
be investigated, i.e., atomic force microscopy (AFM). We
present the results of topography measurements using both
contact and non-contact AFM modes, investigations of the
friction forces that appear between the microtip and the sur-
face, and experiments connected with the thermal behaviour
of integrated circuits, carried out with the local resolution
of 20 nm.
Keywords— scannig probe microscopy, microsystem, nanofabri-
cation.
1. Introduction
The development of the scanning probe microscopy (SPM)
investigation methods that began with the invention of the
scanning tunnelling microscope in 1982 [1] made it pos-
sible to observe the structure of conductive and insulating
surfaces in the air, in a nanometer scale for the first time.
The so-called nearfield interactions that occur between the
microtip and the surface at a distance of several nanome-
ters (e.g., tunnelling current or heat flux flowing between
the microprobe and the sample, force interaction between
atoms of the tip and the surface) are observed in these
measurement techniques and utilized for versatile structure
characterization.
The SPM instruments have been used successfully at
the universities and research institutes with for the last
few years to carry out research in the nanotechnology
area. Simultaneously the SPM methods were introduced
in the semiconductor industry to measure nanometer-sized
structures. This trend was driven, of course, by the fact
that no other experimental method could provide as much
information (e.g., surface roughness, elasticity, semicon-
ductor dopant profiling, line width) on the fabricated
devices.
The proper analysis of the acquired images requires how-
ever the knowledge of physical phenomena that are ob-
served between the microtip and the sample.
2. Scanning probe microscopy
experiments
For closely spaced atoms of the microtip and the surface
the interaction energy is described by the Lennard-Jones
potential [2]. The resulting force is illustrated in Fig. 1.
There are two regions corresponding to the basic atomic
force microscopy (AFM) measurement modes. In a con-
tact AFM (C AFM) instrument the microtip touches the
investigated surface. In this case the force between the mi-
crotip and the sample, which ranges typically from 1 nN
up to 100 nN, is repulsive and causes the static cantilever
deflection. The C AFM methods are mostly applied for
the measurements of mechanical surface parameters. This
technique has been developed to probe the viscoelastic and
anelastic properties of submicron phases of inhomogenous
materials. The measurement yields the information related
to the internal friction and to the variations of the dynamic
modulus of nanometer-sized volumes.
Fig. 1. Atomic force microscopy forces between the microtip
and the sample.
The other C AFM method is the so-called lateral force mi-
croscopy (LFM), in which not only the vertical beam de-
flection but also the beam torsion are monitored. It should
be noted that in classical tribology, all the investigations are
carried out under heavily-loaded conditions. Therefore bulk
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properties of the investigated sample dominate its tribologi-
cal characteristics. In contrast to the macrotribological sys-
tems, all micro- and nanosystems operate under very light
loads (few µN). In this case friction and wear are influenced
only by the interactions of a few surface atom layers, there-
fore nanometer resolution of the investigations is required.
Consequently, C AFM methods with LFM techniques are
the appropriate tools for surface characterization.
Fig. 2. Topography of a quartz/chromium point structure (scan-
field 7×7 µm, structure height 120 nm, scanfield 2 lines/s).
Fig. 3. Friction forces observed on a quartz/chromium point
structure (load force 1 µN, maximum friction force 100 nN).
The LFM methods using the piezoresistive cantilevers
were applied in the investigation of a gridlike structure
of chromium dots on a quartz substrate [3]. The dots
were about 120 nm high (Fig. 1). In order to perform
simultaneous AFM and LFM measurements the signals
corresponding to the topography and friction forces act-
ing on the microtip were recorded. The lateral force im-
age (Fig. 2) shows that friction forces vary on the sam-
ple surface. Higher friction was detected on the chromium
dots, as shown by brighter locations in the LFM image
(Fig. 3). The C AFM methods are also utilized for precise,
high resolution, quantitative topography investigations.
The quantitative measurement of the structure line width
(the so-called critical dimension (CD) measurements) re-
quires however the integration of the C AFM machine with
the detection system of the cantilever or sample scanning
movements. There are several methods to observe the de-
flection of the microscope piezoelectrical actuators that
move the sample or cantilever in the range from 100 nm up
to 100 µm with the resolution of 20 nm and the accuracy
of 10 nm. In our experiments we applied the optical fiber
interferometry to measure the scanning movements of the
sample. Based on the observed interferometric fringes we
can determine the piezoactuator deflections with the resolu-
tion of 25 nm. In Fig. 4 we show the topography of a struc-
ture consisting of chromium lines deposited on a glass sub-
strate. The determined line width estimated based on the
interferometric measurements is 1030 nm.
Fig. 4. Topography measurements using calibrated C AFM-
quartz etched with reactive ion etching (linewidth 1 µm).
Scanning thermal microscopy (SThM), based on C AFM, is
widely applied in the investigations of thermal behaviour of
micro- and nanostructures. In this method a microtip con-
taining a heat flux sensor measures locally the temperature
of the sample.
The SThM system developed at the Wrocław University
of Technology enables temperature changes of 20 mK to
be measured with spatial resolution of 20 nm. In Fig. 5
the temperature distribution on the surface of integrated
ciruit (IC) consisting of four resistors is presented. In our
experiments the Wheatstone bridge formed by these resis-
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Fig. 5. Scanning thermal microscopy measurement of the tem-
perature distribution of an integrated resistive bridge loaded asy-
metrically.
tors was supplied unsymetrically. The temperature in the
region where most of the energy was dissipated is higher
by 2 K than in the area of the other three resistors.
The experiments performed show the possibility of apply-
ing SThM methods in reliability investigations of micro-
and nanostructures [5].
In the second region of the force-distance curves (Fig. 1),
where the spacing between the tip and the surface is of
10–100 nm, very weak attractive interactions in the range
of 0.1–0.05 nN are observed. Since the level of the in-
teractions appearing in non-contact AFM (NC AFM) sys-
tems the force detection method is more elaborate. In this
case the microscope cantilever vibrates at its mechanical
resonance. The change of the beam resonance frequency
or cantilever oscillation amplitude under the influence of
the attractive force acting on the microtip is monitored
and applied to control the probe-sample distance while
sample scanning. The NC AFM techniques can be ap-
plied in the investigations of surface topography of soft
materials, like, e.g., photoresists and biological samples.
Because of high sensitivity of the force interaction mea-
surements (enabling forces in the range of 0.01 nN to be
detected), in NC AFM methods not only the topography
investigations are performed but also electrostatic forces
between the microtip and the surface can be monitored
and applied for structure characterization. In this way
the electrostatic force microscopy (EFM) has the poten-
tial to be a very promising analysis method for measure-
ments of the properties of nanometer-size semiconductor
devices and materials, such as dopant profiles, high-k in-
sulator thickness. All applications indicated in literature
show that EFM and SCM would be effective as a measure-
ment tool for semiconductor devices that are continuously
miniaturized. The measurement possibilities of the EFM
based methods depend, however, strongly on the parame-
ters of the applied probe. In our experiments we applied
piezoresistive cantilevers [4] with conductive probes that
enable voltage of 40 mV to be measured in the bandwidth
of 30 Hz, and the silicon cantilevers with metallic tips for
Fig. 6. Topography of an Al-SiO2 sample observed with the EFM
microscope (scanfield 45×45 µm, the structure height 300 nm).
Fig. 7. Electrostatic force contrast observed on the Al-SiO2
sample.
the measurements of voltages with the resolution of 30 mV
in the bandwidth of 30 Hz [6]. In our investigations we
applied a voltage U = Udc +Uac sin(ωt) between the tip
and the sample, which gives rise to an electrostatic force
given by:
F =
1
2
dC
dz
[
(U2dc +
1
2
U2ac)+2UdcUac sin(ωt)
+
1
2
U2ac(1 −sin(2ωt)
]
=
1
2
dC
dz (Fdc +Fω +F2ω) , (1)
where C is tip-sample capacitance, ω is the frequency.
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Using lock-in techniques we were able to distinguish forces
corresponding to the potential at the structure surface and
interactions corresponding to the variable capacitance be-
tween the microprobe and the sample. The topography of
the sample formed by two Al lines deposited on the SiO2
substrate measured with EFM microscope is presented in
Fig. 6. The scan size is 45× 45 µm, the structure height
is of 300 nm. In our experiments we applied the volt-
age of 10 V to the metal strips. The image of electro-
static forces measured simultaneously with the topography
is shown in Fig. 7. The dark region of the image corre-
sponds to lower electrostatical force and grounded Al line,
the brighter shade shows where the voltage of 10 V applied
to the metal line was recorded.
3. Conclusions
In this paper we have presented the results of the exper-
iments connected with the application of SPM methods
in versatile diagnostics of micro- and nanostructure. The
presented experiments shown that with the increasing
innovations in SPM technology, the SPM instruments
will be applied not only in university research techniques
but also in industrial quality control and application mea-
surements.
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Abstract—An accurate way to predict the behaviour of an
RF analogue circuit is presented. A lot of effort is required
to eliminate the inaccuracies that may generate the devia-
tion between simulation and measurement. Efficient use of
computer-aided design and incorporation of as many physical
effects as possible overcomes this problem. Improvement of
transistor modelling is essential, but there are many other un-
solved problems affecting the accuracy of RF analogue circuit
modelling. In this paper, the way of selection of accurate tran-
sistor model and the extraction of parasitic elements from the
physical layout, as well as implementation to the circuit sim-
ulation will be presented using two CMOS circuit examples:
an amplifier and a voltage controlled oscillator (VCO). New
simulation technique, electro-magnetic (EM)-co-simulation is
introduced.
Keywords—electro-magnetic simulation, SPICE, circuit test
structure, RF CMOS, EKV2.6-MOS model, spiral inductor,
CMOS VCO.
1. Introduction
The goal of RF analogue circuit design with ultimate
accuracy has been sought by both modelling and circuit
engineers for a long time. The necessity to consider the
electro-magnetic (EM) effects has been recognized because
the electro-magnetic behaviour of the signal line and the
passive elements can have considerable effect on the cir-
cuit performance.
The following phenomena become prominent: the self-
inductance, skin effect and mutual electrical coupling be-
tween signal lines and the electro-magnetic loss of silicon
substrate. These factors are as important for the design as
for the accuracy of the transistor SPICE model. Moreover,
the issue becomes even more critical as the operating fre-
quency of RF circuits is increased.
Introduction of the above phenomena into the model is not
easy because of their dependence on the type of the layout,
location, size of the device, the number and the structural
configuration of the transistor, etc. Thus, for the circuit
design of chips intended for mass production, the electro-
magnetic behaviour has still not been introduced until today.
In this paper, ways to overcome this problem for the semi-
conductor industry have been proposed. This is a new sim-
ulation technique, EM-co-simulation [1].
The main idea is to share the results of EM simulation with
the circuit simulation. Each step, as well as the results of
the verification will be explained in this paper.
All the test structures presented in this paper have been
fabricated in TOSHIBA’s 3.3 V, 0.40 µm rule SiGe BiC-
MOS technology. The maximum values of fT and fmax
of n-p-n transistors are 30 GHz and 50 GHz, respectively,
and the maximum fT of NMOS is about 20 GHz. Three
metal layers have been implemented with the uppermost
layer of 3 µm thickness dedicated for the fabrication of
inductors.
This report consists of the following parts:
– selection of CMOS SPICE model,
– investigation of the applicability of EM simulation,
– verification of the circuit performance by using EM-
co-simulation technique.
2. Selection of CMOS SPICE model
An accurate transistor model is the most essential matter
for the real circuit design. Lately, surface potential (SP)
based MOS models, such as EKV [3–5], HiSIM [6] and
SP [7] have become well recognized.
Among these three models, only EKV Version 2.6
(EKV2.6) has already been implemented into several
commercial-based simulators, therefore, a comparison in
terms of DC and small signal output characteristics be-
tween EKV 2.6 and BSIM3 Version 3.2 (BSIM3V3.2) [8, 9]
was made.
2.1. Device measurement and stability test
Before starting the discussion on the accuracy of the above
two models, one should rather clear the measurement sta-
bility issue first to make the discussion trustworthy. Its
solution is to analyze the robustness of the measurement
data by using statistical approach. The detailed procedure
will be explained in the following section.
The measurement of MOS transistors with three geome-
tries: large (Lg = 10 µm, Wg = 10 µm), short (Lg = 0.4 µm,
Wg = 10 µm), and narrow (Lg = 10 µm, Wg = 0.6 µm),
has been performed by two persons for 4 chips belonging
to one wafer. This 8 (= 4 times 2) sets of measurements
have been repeated three times. A total of 24 measurement
data for each size have been collected. Agilent’s HP4156
with cascade probe station has been used as a measurement
tool.
47
Sadayuki Yoshitomi, Hideki Kimijima, Kenji Kojima, and Hideyuki Kokatsu
To evaluate the model’s accuracy two quantities Dev gms
and Dev n f act have been introduced defined by the follow-
ing formulae:
Dev gms = ∑
large,short,narrow
ID
Ispec =10
∑
ID
Ispec =0.1
|meas(gms)−sim(gms)|
sim(gms)
,
(1)
Dev n fact = ∑
large,short,narrow
ID
Ispec =10
∑
ID
Ispec =0.1
|meas(n)− sim(n)|
sim(n)
. (2)
The measurement and calculation of gms (normalized gate-
to-source conductance) and n (slope factor) have been done
using formulae (3)–(9), where ID is the drain current, UT is
the thermal voltage (= kT/q), q is the electron charge,
εsi is the silicon permittivity, Nsub is the doping concen-
tration in silicon, and VTO is the threshold voltage.
Using (4), the universal function Gs expressed by (3) [5]
can be obtained from the gms, that can easily be obtained
from the simulation and measurement data. In this sense,
Gs is a useful figure, because both simulated and measured
behaviour of a MOSFET should follow this function:
GS =
1
1
2
+
√
1
4
+
ID
Ispec
, (3)
gms ≡ −
∂ ID
∂VS
∣∣∣∣
VG,VD
=
GS · ID
UT
, (4)
where:
Ispec = 2 ·n ·U2T ·µ ·Cox ·
W
L
, (5)
n ≡
[ ∂VP
∂VG
]
−1
= 1+
GAMMA
2
√
Ψo +VP
, (6)
where:
VP ∼=
VG −VTO
n
, (7)
GAMMA =
√
2qεsiNsub
/
C′ox , (8)
Ψ0 = 2 ·UT · ln
(
Nsub/ni
)
. (9)
The Dev gms and Dev n fact have been calculated and sta-
tistical analysis has been performed with Minitab [10]
software using the obtained data. Figures 1 and 2 show
the statistical distribution of Dev gms and Dev n fact and
Fig. 1. Run chart of Dev gms and Dev n fact in the case of
EKV2.6 model.
Fig. 2. Statistical distribution of Dev gms and Dev n fact values
in the case of EKV2.6 model.
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Table 1 summarizes the analytical result. Gauge R&R in
Table 1 is the measure of the stability of the measurement
system, which is the total sum of % contribution of three
factors: (1) repeatability, (2) reproductivity and (3) mea-
surement operator. The theory requires that Gauge R&R
should be less than 20% [10].
Table 1
Summary of the stability test of Dev gms and Dev n fact
in case of EKV2.6 model
Factor Contribution [%]
for robustness Dev gms Dev n fact
Total Gauge R&R 5.49 13.12
– repeatability 5.49 13.12
– reproductivity 0 0
– fellow 0 0
Part-to-part 94.51 86.88
Total variation 100 100
The resultant Dev n fact and Dev gms value in Table 1 was
5.49% and 13.2% respectively, which is less than 20%.
It has been concluded that the way of measurement used
in this study is stable and independent of the measure-
ment operator so that the obtained measurement data is
trustworthy.
2.2. Results and discussion of the benchmark test
The SPICE parameter extraction for EKV2.6 and
BSIM3V3.2 models was done. The number of model
parameters was 26 in the case of extraction based on
EKV2.6 (including 22 original parameters and 4 pa-
rameters for extrinsic elements) and 81 in the case of
BSIM3V3.2 (all 81 original parameters). Simulation data
has been generated by Synopsys’s HSPICE2002.2. Agi-
lent’s ICCAP has been used for verification and parameter
extraction.
It should be noted that the parameters of both mod-
els include the temperature effects in the range from
−40◦C to 150◦C. The number of the variations of geo-
metrical test patterns used for the extraction is 19 (gate
length ranges from 0.35 µm to 10 µm, and gate width
from 0.6 µm to 10 µm).
After parameter extraction, simulation data was generated
to calculate Dev gms and Dev n fact , and the median value of
24 samples for each model was obtained using the Minitab
software. Discussion on the modelling accuracy has been
done based on this median value.
Figure 3 shows the comparison of Gs between EKV2.6 and
BSIM3V3.2 for short and large devices. One should focus
Fig. 3. The benchmark result of Gs(= gmsUT /ID) according to
EKV2.6 and BSIM3V3.2 for: (a) short device (Ispec = 3.0 µA);
(b) large device (Ispec = 280 nA).
on the Gs value in the range 0.1 < ID/Ispec < 10, which
corresponds to the operation region of MOSFET between
moderate and strong inversion, which is typically used for
analogue circuits. This figure shows that both theoretical
and measured Gs values match well. This means that the
formula (3) is a valid expression for MOSFETs output char-
acteristics.
As for the simulated results between two models, the
EKV2.6 model is a better fit with Gs than BSIM3V3.2 in
the whole range of ID/Ispec. This fact indicates that EKV2.6
can describe the real behaviour of MOSFETs much better
than BSIM3V3.2.
Comparison of the slope factor n has been performed and
the results are given in Fig. 4. Strange behaviour has
been observed in the case of BSIM3V3.2 results. The
BSIM3V3.2 curve started decreasing for voltages below
VGB = 0.7 V and then increasing sharply for VGB more
49
Sadayuki Yoshitomi, Hideki Kimijima, Kenji Kojima, and Hideyuki Kokatsu
Fig. 4. The benchmark result of n factor according to EKV2.6 and BSIM3V3.2 for: (a) short device; (b) large device.
Fig. 5. Fitting result of EKV2.6 model of short (a, b, c) and large (d, e, f) device for three ambient temperatures.
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closer to 0, while the EKV2.6 curve is in good agreement
with the measured data.
The results are summarized in Table 2. Dev gms for
EKV2.6 was 21.0, which is approximately 1/5 of that of
BSIM3V3.2 (99.0). The same holds for Dev n fact which
was only 2.10 for EKV2.6, while it rose to 28.3 for
BSIM3V3.2, which is 13.5 times higher. This confirms that
EKV2.6 is better to use than BSIM3V3.2. These results
coincide completely with those presented by Dr. Matthias
Bucher [5].
Table 2
Comparison of Dev gms and Dev n fact values
calculated according to EKV2.6 and BSIM3V3.2
Contents EKV2.6 BSIM3V3.2
Dev gms 21.0 99.0
Dev n fact 2.10 28.3
Figure 5 shows the results of the verification of EKV2.6
models over three ambient temperatures (−40◦C, 27◦C
and 80◦C). It is amazing that this superb fit could be
obtained using only 26 model parameters.
As a result of the above investigation, EKV2.6 was chosen
for the entire study in this research.
2.3. Modification of the MOSFET SPICE model
for RF application
In the previous section, the modelling accuracy of the
intrinsic part of MOSFET has been discussed. However,
the following extrinsic elements should be taken in account
in the case of high frequency circuit operation:
1. Ohmic resistance of the gate material.
2. Resistance between source or drain and the substrate.
3. Coupling capacitances between gate, drain and
source, respectively.
Figure 6 shows the EKV2.6 model modified for RF appli-
cation [11–14]. Two added resistors RG and RB describe
the gate and substrate resistance, respectively. Two capac-
itances (CGDFI and CGSFI) placed between the gate and
drain, and gate and source are the sum of the overlap ca-
pacitances for the intrinsic part (CGD and CGS) and the ex-
trinsic part describing the coupling between gate and drain,
and gate and source electrodes (CGD FI and CGS FI) .
These values have been related to the physical layout by
the following formulae [13, 14]. In the following sec-
tion, extraction procedure of these values will be explained
later.
- - - Device configuration - - -
Lg [m] : gate length
W f [m] : finger length
Multi : numbers of parallel devices
RPSH [Ω/square] : sheet resistance of gate material
RGCT [Ω] : gate contact resistance
- - - Gate resistance reduction factor - - -
FRG = 13 (one sided) (10)
FRG = 112 (double sided) (11)
- - - Formula for the extraction of RG - - -
RGSH = RPSH ·FRG (12)
RG =
RGCT +RGSH ·W f /Lg
Multi (13)
- - - Formula for the extraction of RB- - -
Rbre f : RB value used for best fit
W f re f : finger length used to fit RB
RB =
Rbre fW fre f
W f Multi
(14)
- - - G-D coupling capacitance - - -
CGDFI = (CGD +CGD FI)W f Multi (15)
- - - G-S coupling capacitance - - -
CGSFI = (CGS +CGS FI)W f Multi (16)
Fig. 6. Subcircuit-based EKV2.6 model with W f (finger
length) = 20 µm, Lg (gate length) = 0.4 µm, and Multi (numbers
of fingers) = 5.
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3. Investigation of the applicability
of EM simulation
In this section, the results of the investigation of the ap-
plicability of electro-magnetic simulation will be explained
using pad and inductor structures. Agilent’s Momentum [1]
has been used as a simulation tool.
3.1. Verification using pad structure
Figure 7 is the layout view of the pad structure used as the
first case of the investigation. This is 1 port ground (G)-
signal (S)-ground (G) configuration with 150 µm pitch.
Fig. 7. Layout of the pad structure used for the verification of
Momentum.
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Fig. 8. Cross sectional information on TOSHIBA’s 0.4 µm
BiCMOS technology used for Momentum simulation.
Two G pads are connected to the silicon substrate through
guard ring. Figure 8 illustrates the cross sectional infor-
mation on the BiCMOS process used for the Momentum
simulation. A thin conductive layer with variable thick-
ness (d), which has the same resistivity as the bulk sub-
Fig. 9. Comparison of the S11-parameter data obtained from
Momentum simulation with measurement data of the structure
shown in Fig. 8. Covered frequency range: from 100 MHz to
10 GHz.
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strate, is placed on top of the substrate. Its role is to modify
the amount of eddy current induced in the substrate. Be-
cause the actual value of d is unknown and typically pro-
cess dependent, optimization has been used to find the best
match with the measurement data.
The optimum d was obtained by fitting with S11 measure-
ment data (frequency range: 0.1 GHz to 10 GHz) of the
structure presented in Fig. 7. Figure 9 shows the results
of S11 fitting with the case of d = 60 µm. The simula-
tion RMS error stayed below 12.2% for the real part and
2.5% for the imaginary part, respectively.
3.2. Verification using inductor structure
The d value of 60 µm obtained previously has been verified
using inductor shown in Fig. 10. The pad configuration is
the same as in the previous case, and the distance between
the inductor and guard-ring was 20 µm.
Fig. 10. Layout of the 2.25 turns of inductor used for the verifi-
cation of Momentum.
Figure 11 shows a comparison of S11 and quality factor
Q between simulation and measurement. Very good match
has been obtained in this case, too. The S11 simulation
RMS error was kept below 2.0% for the real part and 2.2%
for the imaginary part, respectively.
The applicability of EM simulation has been verified us-
ing two structures, and good match between measure-
ment and simulation has been obtained. It was achieved
by adding the conductive layer with 60 µm thickness on
top of the bulk silicon substrate. It is believed that the
same approach may be applied to other silicon technologies
as well.
Fig. 11. Comparison of the S11-parameter data obtained from
Momentum simulation with measurement data of the structure
shown in Fig. 8. Covered frequency range: from 100 MHz to
10 GHz.
4. Verification of the circuit
performance using EM-co-simulation
technique adapted for two design
examples
The extended EM simulation technique applied for cir-
cuit design will be explained in this section. This is
called electro-magnetic co-simulation. This technique has
been applied to two cases, 1) CMOS differential amplifier
and 2) 1.9 GHz CMOS VCO, and the results will be ex-
plained.
4.1. Case 1: CMOS differential amplifier
4.1.1. Description of the circuit
The layout and schematic of the CMOS differential ampli-
fier used in this study are shown in Figs. 12 and 13, re-
spectively. This is a single-ended configuration. Five pads,
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located on the upper side of the circuit are for the DC
power supply, and two sets of G-S-G pads on both sides
are provided for the input/output. This circuit, which is
fully dedicated for the verification of model parameters,
has the following features.
1. Unified device configuration to suppress the pro-
cess fluctuation effect.
All transistors in the circuit are NMOSFETs with the
following geometry and configuration of RG:
Lg (gate length) = 0.4 µm, (17)
W f (finger length) = 20 µm, (18)
Multi (numbers of parallel devices) = 5, (19)
FRG = 13 (single-sided gate contact), (20)
RPSH (sheet resistance of gate
material) = 3.5 Ω/square, (21)
RGCT (gate contact resistance) = 3 Ω, (22)
RGSH = RPSH ·FRG = 1.67 Ω/square, (23)
RG =
RGCT +RGSH ·W f /Lg
Multi
= 12.3 Ω. (24)
All resistors are used with a series or parallel connec-
tion of the 300 Ω resistor having 4 µm width. This is
aimed at reducing the effect of process fluctuations,
which strongly depends on the resistor width.
2. Only 1st and 2nd metal layers have been used.
This is for practical reasons. A shorter turn-around
time was expected.
3. Special pattern has been fabricated to calibrate
out the parasitic impedances of the pads.
Open calibration pattern was prepared to detect the
intrinsic behaviour of the circuit.
Fig. 12. Layout of CMOS differential amplifier.
Fig. 13. Schematics of CMOS differential amplifier shown in
Fig. 12.
4.1.2. Conditions of the measurement and simulation
The two port S-parameter measurement was done in the
following conditions:
– frequency range: 0.1 GHz to 6 GHz with 0.1 GHz
step,
– supply voltage: 2.8 V to 3.4 V with 0.2 V step,
– instrument: Agilent’s HP8510B network analyzer
and HP4142 DC supply.
4.1.3. Characterization of signal lines using Momentum
To predict the high frequency behaviour more accurately,
the effect of series parasitic impedances of the following
lines should be taken into account, because such effects
cannot be removed by open de-embedding procedure only:
1) signal line between RF input pad and the core circuit,
2) signal line between RF output pad and the core cir-
cuit,
3) ground line between ground and the core circuit.
Momentum simulation has been used to characterize these
three lines. The layout data of the above signal lines were
picked up and used for Momentum simulation. The result-
ing S-parameters have been converted into the equivalent
circuit as shown in Fig. 14 and the parameters of the circuit
equivalent model were calculated by the formulae listed in
Table 3.
In Fig. 14 Ls and Rs is the series inductance and resistance.
Cox1(2) is the coupling capacitance between metal lines and
silicon substrate, which is usually estimated by the insulator
capacitance. The parallel network of Rsub1(2) and Csub(2)
denote the signal loss regarding eddy current generated
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in the substrate. The formulae in Table 4 exhibit the case for
symmetrical topology. Nevertheless, this can be expanded
to the asymmetrical case by introducing y22 instead of y11.
The advantage of this methodology is that all the model
parameters can be extracted directly from the measurement
data without any use of optimization.
Fig. 14. Schematic description of the equivalent circuit of the
signal line 1, signal line 2 and ground line shown in Fig. 12.
Table 3
Formulae for the extraction of the equivalent circuit
of Fig. 14
Element Extraction formula
Ls
Im
( 1
y21
)
2pi f
Rs Re
(
1
y21
)
Zsub1(2)
1
y11(22) + y21
−
1
j2piCox
Cox1(2)
−1
2pi f Im
[
1
y11(22) + y21
] at low frequency end
Csub1(2)
Im
[ 1
Zsub1(2)
]
2pi f
Rsub1(2)
1
Re
[
1
Zsub1(2)
]
The calculation methodology in Table 4 starts from the gen-
eration of pi-structured network consisting of Y1, Y2 and Y3.
Table 4
Equivalent-circuit elements of the three lines
shown in Fig. 12 with the symmetrical topology assumed
Line element
Ls
[nH]
Rs
[Ω]
Cox1(2)
[fF]
Csub1(2)
[fF]
Rsub1(2)
[Ω]
Input 0.51 2.68 31.9 13.4 892
Output 0.51 2.79 54.2 13.2 1541
Ground 0.39 0.60 150.2 23.7 720
They are calculated based on the two-port y-parameters
(y11, y12, y21, y22) according to the following relationship:
Y1 = y11 + y12 or y11 + y21, (25)
Y2 = y22 + y12 or y22 + y21, (26)
Y3 =−y12 =−y21. (27)
Complete expressions for Y1 and Y2 can be written as the
series impedance connection for Cox1(2) and Zsub1(2). Nev-
ertheless, one assumption makes the extraction of Cox1(2),
Csub1(2) and Rsub1(2) simple. At the low frequency end,
where the effect of eddy current is negligible, Zsub1(2) can
be simplified to be a solo connection of Rsub1(2). In this
case, both Y1 and Y2 can be approximated in the following
way:
Y1(2) =
1
jωCox1(2)
+
1
1
Rsub1(2)
+ jωCsub1(2)
∼
=
1
jωCox1(2)
+
1
1
Rsub1(2)
=
1
jωCox1(2)
+ Rsub1(2) .(28)
Thus, Cox1(2) can be calculated from the imaginary part of
Eq. (28). Care should be taken to obtain Cox1(2) value. It
should be picked up from the data taken at a frequency
as low as possible, where the introduced assumption is
valid.
Then, Zsub1(2) can be defined by the remainder after sub-
tracting the impedance of Cox1(2) from Y1(2):
Zsub1(2) =
1
1
Rsub1(2)
+ jωCsub1(2)
= Y1(2)−
1
jωCox1(2)
. (29)
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Fig. 15. Simulated frequency behaviour of LS and RS (a), Cox (b), Csub (c) and Rsub (d) of the three signal lines. Covered frequency
range: from 100 MHz to 10 GHz.
Both Rsub1(2) and Csub1(2) can be defined by the real
and imaginary part of Zsub1(2), respectively. Figure 15
displays model parameters of the three signal lines, cal-
culated by the formulae given in Table 3 (symmetrical
topology (Y1 = Y2) is applied). Table 4 lists the obtained
values.
4.1.4. Implementation of Momentum for the extrinsic
parameter extraction of MOSFET models
The estimation of RG, RB, CGD FI , and CGS FI shown in
Fig. 6 is very complex because they can hardly be recog-
nized by the measurement data of the real device. Never-
theless, their accurate values should be extracted because
they have strong influence on the high frequency character-
istics.
The RG value was extracted by the Momentum simula-
tion using MOSFET layout data (configured by 5 fin-
gers of 20 µm length with single-sided contact) of the
gate electrode material as shown in Fig. 16. The two
port y-parameters have been calculated between input port
and 5 opposite ends. The RG has been extracted by the real
part of the resultant y21:
RG = Re
(
−
1
y21
)
. (30)
Frequency dependency of RG is plotted in Fig. 17. Ex-
tracted RG value is approximately 13 Ω and is almost fre-
quency independent. By comparing the estimated value as
calculated in Eq. (24), it can be concluded that Eq. (13),
used to calculate the initial value, can predict the RG value
with acceptable accuracy.
The determination of both CGD FI and CGS FI has been done
in the same manner. The layout data shown in Fig. 18 was
used for Momentum simulation. Both CGD FI and CGS FI
have been calculated using the imaginary part of resultant
y21 value:
CGS FI ,CGD FI =
1
2pi f Im
(
1
y21
) . (31)
The result is shown in Fig. 19. Both capacitances are almost
independent of the frequency and amounted to about 5 fF
each.
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Fig. 16. Momentum setup for the extraction of RG. Simulation
target is the gate electrode material with 5 fingers of 20 µm length.
Fig. 17. Resultant RG obtained using the setup shown in Fig. 16.
Covered frequency range: from 100 MHz to 10 GHz.
The extraction of RB was done as the last step. RB has
a strong effect on the S22 value of the circuit. This is
because the output impedance of MOSFET, which forms
the source-follower network, has a strong influence on the
circuit’s S22. Mathematical optimization has been used to
extract RB. The effect of RB on the circuit’s S-parameters
is displayed in Fig. 20. At RB value of 180 Ω, best fit with
the measurement was obtained. All parameters extracted
in this section are summarized in Fig. 6.
With the lumped model of the signal lines and modi-
fied EKV2.6 model, the final simulation was performed.
Fig. 18. (a) Setup for the extraction of CGS FI and CGD FI ;
(b) resultant current flow obtained from Momentum simulation.
Simulation target is the gate material with the configuration as
shown in Fig. 6.
Fig. 19. Extracted CGD FI and CGS FI . Covered frequency range:
from 100 MHz to 10 GHz.
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Fig. 20. Effect of RB as shown in Fig. 6 on the S-parameters
of the differential amplifier. Covered frequency range: from
100 MHz to 6 GHz.
Fig. 21. Final simulation results with subcircuit-based RF-
MOSFET (as shown in Fig. 6) and lumped signal line models
(as shown in Fig. 13). Covered frequency range: from 100 MHz
to 6 GHz.
The results are shown in Fig. 21. As seen, the simulated
and measured S-parameter values are in very good agree-
ment. Thus, the simulation accuracy of an RF circuit can
be enhanced by the use of a proper device model and EM
simulation.
4.1.5. Verification of amplifier behaviour using EM-co-
simulation technique
As an extended example, EM-co-simulation technique will
be presented in this section. The flow chart to execute
EM-co-simulation is illustrated in Fig. 22. A layout-compo-
nent, that is a symbolized layout block, can be used together
with SPICE compact models as shown in Fig. 23. Agi-
lent’s ADS-2003C with Verilog-A code of EKV2.6 model
was used for this simulation.
Fig. 22. Simulation flow of electro-magnetic co-simulation.
Figure 23 illustrates the view of the simulation schematic.
The core part of the circuit is composed of spice compo-
nents (transistors, resistors and capacitors), and other ex-
ternal components such as signal lines, pads are contained
inside the layout-components.
At the first step of the simulation, EM simulation is
invoked to analyze the S-parameters of the layout-com-
ponent. After its completion, circuit simulation is followed
by the use of the resultant S-parameters and compact model.
Now that both accurate transistor model and EM simu-
lation methodology is available, simulation results shows
good agreement with the measurement data as shown
in Fig. 24.
58
An accurate prediction of high-frequency circuit behaviour
Fig. 23. The EM-co-simulation setup for the CMOS differential
amplifier. Its schematic is shown in Fig. 13.
Fig. 24. Comparison between EM-co-simulation and measure-
ment data of CMOS amplifier with the schematic shown in Fig. 13.
Covered frequency range: from 100 MHz to 6 GHz.
The duration of the simulation of this example was 30 min-
utes on Solaris2.6 based EWS. The S-parameter values ob-
tained from the Momentum simulation can be reused so
that the duration of the second simulation did not take more
than 30 seconds.
4.2. Case 2: 1.9 GHz CMOS VCO
4.2.1. Description of the circuit
The second adaptation example of the EM-co-simulation
technique is the 1.9 GHz CMOS VCO design. Design-
ing VCO is very difficult because many factors, such as
the device model accuracy, parasitic elements and electro-
magnetic effect should be taken into account carefully in
the course of the circuit design. The most difficult and
critical issue is the characterization of tank circuit.
Fig. 25. Schematic of CMOS VCO for DCS1800 application.
The circuit schematic is displayed in Fig. 25. Six pairs of
CMOS transistors with different numbers of fingers (unit
size of 8 µm/0.4 µm) and a tank circuit (consisting of an
inductor, a capacitor and a variable capacitor) constitute
the main oscillator block.
The 2.75 turns of inductor used in the tank circuit have line
and spacing of 40 µm/4 µm, and self inductance estimated
from the Greenhouse formula [15] is 0.8 nH.
4.2.2. VCO measurement and simulation conditions
The frequency tuning characteristics and oscillation fre-
quency have been measured with the supply voltage of
2.9 V and the control voltage (vctrl) swept from 0 V to
2.5 V with the step of 0.5 V.
4.2.3. Verification of VCO tuning behaviour using EM-
co-simulation technique
The following two circuit simulations have been done for
comparison:
1) circuit simulation using the schematic of Fig. 25 with
the initial estimation (0.8 nH) of the inductance,
2) EM-co-simulation.
The schematic of (2) is displayed in Fig. 26. Simula-
tion was using 7 tones’ harmonic-balance simulation and
Momentum simulation. The layout-component consisting
of the tank circuit (inductor, leading line of varicap) and
other signal lines between transistors and guard-ring was
analyzed by the Momentum simulation.
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Fig. 26. Simulation setup of EM-co-simulation for CMOS VCO
tuning characteristics.
Fig. 27. Comparison of simulation results between EM-co-simu-
lation and measurement of tuning characteristics of CMOS VCO.
Fig. 28. Comparison of simulation characteristics of the inductor in the tank circuit between lumped model and Momentum. Model
parameter values are displayed in the figure.
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Simulation results for the two cases are compared in
Fig. 27. The frequency deviation in the case (1) ranged
between 330 MHz and 400 MHz from vctrl = 0 V to
vctrl = 2.0 V, which approximately amounted to the fre-
quency error of 16%–18%. In the case (2), the deviation
has been drastically decreased to only 3 MHz difference
from the measurement in the whole vctrl range. Thus, it
can be concluded that EM-co-simulation is accurate and
effective for the design of VCO circuits.
4.2.4. Detailed analysis of the tank circuit
The reason for the obtained accuracy in the case (2) seems
to be the increase of the inductance in the tank circuit. This
is confirmed by the Momentum analysis of the tank circuit
layout. The values of the equivalent circuit as shown in
Fig. 14 are Ls = 1.12 nH, Rs = 2.06 Ω, Cox1(2) = 490 fF,
Csub1(2) = 50 fF and Rsub1(2) = 414 Ω. Figure 28 shows the
comparison of simulation data of equivalent circuit with
Momentum output.
The resultant Ls was 1.12 nH (a visible increase from
the initial estimation of 0.8 nH), which means that the
oscillation frequency was decreased by 15%. This in-
creased inductance is ascribed to the parasitic induc-
tances of the inductor’s extension part, mutual coupling
with the surrounding guard ring, and other electrical
coupling.
Based on the above results, it can be concluded that the
EM-co-simulation can incorporate the parasitic effects that
cannot easily be estimated from the layout, and provides
the circuit designer with the accurate prediction of high
frequency circuit behaviour.
5. Conclusions
In this study, it has been proved that the proper use of
good CMOS SPICE model (EKV2.6) and electro-magnetic
simulation can yield a good match between measured and
simulated data. Through the investigation of the applica-
bility of EM simulation, using several test structures, it has
been concluded that EM simulation is very useful for the
estimation of inductor characteristics, layout parasitic com-
ponents in the circuit and the extrinsic part of the transistor.
EM-co-simulation is introduced as a new simulation tech-
nique. This can be used as a “post-layout tool” because of
its acceptable accuracy.
To summarize, it can be concluded again that the use of
both: accurate transistor model and electro-magnetic sim-
ulation is the shortest route to predict the behaviour of RF
circuits in the most accurate way.
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Invited paper Trends in assembling
of advanced IC packages
Ryszard Kisiel and Zbigniew Szczepański
Abstract—In the paper, an overview of the current trends
in the development of advanced IC packages will be pre-
sented. It will be shown how switching from peripheral
packages (DIP, QFP) to array packages (BGA, CSP) and
multichip packages (SiP, MCM) affects the assembly pro-
cesses of IC and performance of electronic systems. The
progress in bonding technologies for semiconductor packages
will be presented too. The idea of wire bonding, flip chip
and TAB assembly will be shown together with the bound-
aries imposed by materials and technology. The construction
of SiP packages will be explained in more detail. The paper
addresses also the latest solutions in MCM packages.
Keywords— IC packages, SiP, wire bonding, TAB, flip chip.
1. Introduction
The development of the electronics industry is dominated
by communication products, which are characterised by
rapid market introduction and fast mass-manufacturing ca-
pabilities. The main drivers of this development are minia-
turisation and styling or eco design and production. The
industry has made great strides in reducing the package
size from the dual in line package (DIP) and quad flat
pack (QFP) to ball grid array (BGA) and chip scale pack-
age (CSP). Table 1 illustrates the current trends in IC pack-
aging. Standard leadframe packages still have the largest
market share. Packages like BGA and CSP have gained
increasing importance and popularity. CSPs are used more
often than BGAs, in packaging, e.g., of memory prod-
ucts, controllers and digital signal processors, due to their
smaller size.
Table 1
Trends in IC packages, 2001–2006 [1]
Package type
Standard
(QFP)
BGA CSP
Max body size [mm] 30→32 40→50 27→20
Max number of I/Os 300→320 900→3500 400→650
Min lead/ball pitch [mm] 0.4→0.3 0.75→0.5 0.5→0.3
Max package
thickness [mm]
1.4→1.0 2.0→1.0 1.2→0.7
Market share [%] 88→78 4→7 4→15
US$ ct/I/O 0.8→0.4 0.9→0.6 0.9→0.4
Table 2 compares the main features of QFP, BGA and CSP
at a comparable I/O number in the range of 200–300. It is
obvious that switching to CSP packages reduces the phys-
ical area occupancy on the PCB, about three times com-
pared to QFP for this I/O range. Shorter connections of-
fered by CSP reduce parasitic inductance and capacitance.
Table 2
Comparison of key features of various packages [2]
Feature QFP BGA CSP
I/O 208 225 313
Pitch [mm] 0.5 1.27 0.5
Footprint [mm2] 785 670 252
Height [mm] 3.37 2.3 0.8
Package to die ratio 8 7 1
Inductance [nH] 6.7 1.3 – 5.5 0.5 – 2.1
Capacitance [pF] 0.5 – 1 0.4 – 2.4 0.05 – 0.2
Compared to leaded packages such as QFPs, BGA and CSP
packages are expensive. The cost is about twice as high,
but when cost per I/O is taken into account the prices be-
come almost the same. In addition, the substrates on which
chips have to be used are generally more expensive because
more layers and possibly microvias are needed.
2. Packaging technology requirements
System integration is a key element for manufacturing
future products. The idea behind system integration is
to combine individual components and subsystems into
a functional electronic system. Assembly and packaging
of the semiconductor products are an essential part of this
process. The most difficult challenges facing the assembly
and packaging industry, according to the ITRS roadmap,
are as follows [1, 3]:
• Improved organic substrates. The substrates must
be compatible with Pb-free solder processing. Im-
proved impedance control and lower dielectric losses
are needed to support higher frequency applications.
The substrates must be characterised by low mois-
ture absorption, improved planarity and low wrapage
at higher process temperatures as well as low-cost
embedded passives.
• Improved underfillers for flip chip on organic sub-
strates. Underfiller must have improved flow, fast
dispense/cure properties, better interface adhesion,
and lower moisture absorption, as well as higher
operating temperature range for automotive appli-
cations and Pb-free soldering in liquid dispense
underfiller.
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• Impact of Cu/low κ on packaging. Direct wire-
bond and bump to Cu must be possible. Mechanical
strength of dielectrics must be improved and bump
as well as underfill technology must assure low κ di-
electric integrity. New tests to measure the critical
properties need to be developed.
• New system level technologies must be capable to
integrate chips, passives and substrates. Embeded
passives may be integrated into the “bumps” as well
as the substrates. Bumpless area array technologies
must be developed, for example for face-to-face con-
nection.
• Pb, Sb and Br free packaging materials. New ma-
terials and processes must meet new requirements,
including higher reflow temperature and reliability
under thermal cycling.
To fulfil these requirements special attention must be paid
to [8]:
– area array packaging (flip chip, CSP, SiP),
– cost efficient and flexible substrate materials,
– thin semiconductor chips,
– cost efficient bumping process,
– fine pitch and multilayer technology,
– integration of passive components into the substrate,
– integration of optical and electrical signal transmis-
sion,
– material characterization (model and measurement),
– environmentally compatible choice of materials and
processes.
Such requirements are more prominent in cost-performance
applications, such as notebooks, personal computers and
Table 3
Development of selected packaging parameters in the next
decade [3, 4]
Parameter
Year
2002 2006 2010
Chip size [mm2] 178 206 268
Cost [cents/pin] 0.75–1.44 0.56–1.03 0.48–0.98
Core voltage [V] 1.5 0.9 0.6
Package pincount 480–1320 550–1936 780–2700
Package thickness [mm] 1.0–1.2 0.8–1.2 0.65–0.80
Performance
on chip [MHz]
2320 5630 12000
Performance: peripheral
buses [MHz]
200/660 300/966/1062 300/1415
Junction temp.
max [◦C]
85 85 85
Chip interconnect
pitch [µm] 35 20 20
Flip chip pitch [µm] 160 130 90
telecommunication equipment [3, 4]. The key single-chip-
package technology requirements are shown in Table 3.
Economic aspects are especially important here. Assem-
bly and packaging costs are expected to decrease over time
on a cost-per-pin basis, but the chip and package pin-
count is increasing more rapidly than the cost-per-pin is
decreasing.
3. Bonding technology for chip
packaging level
There are three chip-level interconnection technologies cur-
rently in use:
– wire bonding (WB),
– flip chip (FC),
– tape automated bonding (TAB).
Wire bonding is a well established bonding technology.
This technique is used for over 90% of all interconnections.
Flip chip is another technique that has been a steadly gain
in importance, particularly in new applications where sys-
tem performance and miniaturisation is important. It also
offers special advantages in terms of high accuracy in chip
placement by self-adjustment when solder bumps are on
the die. This is of special interest for the integration of
optical interfaces in electro-optical devices.
A concept of TAB process was initiated in the 1960s by
General Electric. In the mid-90s TAB process was widely
used in high volume products, such as Pentium laptops
and high resolution printers [7]. Now it is not use so often.
The comparison of the three bonding techniques, mentioned
above, in aspect of signal propagation delay is shown in
Table 4.
Table 4
Typical values for lead capacitance and inductance [7]
Bonding technique Capacitance [pF] Inductance min [nH]
Wire bond 0.5 6
TAB 0.6 2
Flip chip 0.1 0.2
Propagation time is directly proportional to the length of
interconnection, the longer the lead the greater the propa-
gation delay and the slower the off-the-chip system speed.
3.1. Wire bonding assembly
In “standard” packaging , the interconnection between the
die and the carrier is made using the wire. Different
types of wires are used for the wire bond process: gold,
aluminium and copper. The die is attached to the car-
rier face up, then a wire is bonded first to the die, then
looped and bonded to the carrier (Fig. 1) [9]. Wires are
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Fig. 1. Wire bonding technology applied in BGA package.
typically 1–5 mm in length and 25–35 µm in diameter.
The process used most often to realize these interconnec-
tions is thermosonic bonding with gold wire.
3.2. Flip chip assembly
The term flip chip describes a method of establishing elec-
trical connectors between the die and the package carrier.
The interconnection between the die and the carrier in
flip chip packaging is made through a conductive “bump”
placed directly on the die surface. The bumped die is then
“flipped over” and placed face down, with bumps con-
necting directly to carrier (Fig. 2). A bump is typically
70–100 µm high and 100–125 µm in diameter.
Fig. 2. Flip chip technology for inner assembly in BGA package.
The flip chip connection is generally formed in one of two
ways: using solder or a conductive adhesive. The most
common packaging interconnect is the eutectic SnPb sol-
der. The solder bumped die is attached to a substrate by
means of a solder reflow process. After the die is soldered,
the underfiller is added between the die and the substrate.
Underfiller is designed to control the stresses in the sol-
der joints caused by the difference in thermal expansion
between the silicon die and the carrier. Once cured, the
underfiller adsorbs the stresses, reducing the strain in the
solder bumps, greatly increasing the life of the finished
package and reliability of solder joints.
The other method of establishing the flip chip connec-
tion is adhesive bonding. Various methods of joining can
be used: connecting with isotropically or anisotropically
conductive adhesives and using non-conducting materials.
The bump material is predominantly gold. Without the
danger of solder-bridge formation, smaller pitches can be
implemented with adhesive techniques. Furthermore, sub-
strates can be used which cannot withstand the melting tem-
perature of the eutectic lead/tin solder or lead-free alloys.
Adhesive flip chip bonding, based mainly on the anisotrop-
ically conductive adhesive, is the dominant technology for
LC-displays assembly.
The main benefits and features that flip chip can offer are:
• High package density without the need for lead
frame.
• Enhanced electrical performance as a result of short
distance between chip and substrate, including min-
imal propagation delay, minimal transmission losses
at high frequency, and low parasitic capacitance as
well as inductance values.
• Low thermal resistance solder bonds serve primarily
as heat-dissipating paths, thus suitable for high-speed
electronic devices.
• Power can be spread directly from the core of the die
to laminate (substrate). This greatly decreases the
noise of the core power and improves performance
of the silicon.
• Better suited to making small electronic modules, due
to the low profile, reduced weight and space require-
ments.
• The entire surface of the die can be used for inter-
connecting. So, it can support vastly larger numbers
of interconnects on the same die size. Flip chip tech-
nique is mainly used for assembling ball grid arrays.
Such packages use PCB with, pitch above 500 µm
and require large substrate areas. In the case of
smaller pitch the CSP packages are used.
3.3. Tape automated bonding interconnection technology
The TAB process involves bonding Si chips to patterned
metal on polymer tape, e.g., copper on polyimide, using
thermocompression or solder bonding. Subsequent pro-
cessing is carried out in strip form through operations such
as testing, encapsulation, and burn-in, followed by excising
of the individual packages from the tape and attachment to
the substrate or board by outer lead bonding.
The copper leads on a thin polyimide film are made us-
ing subtractive photo-chemical process. Finally the leads
have to be plated to retain solderability. Gang bonding of
the bumped chip to copper tin plated leads on polyimide
tape is performed using thermode heater. After chip pro-
tection TAB device is excised from polyimide tape, see
Fig. 3 and next attached to the board surface bonding pads.
Attachment technique includes pulse heated hot bar. This
hot bar or thermode heater mechanically presses the leads
onto bonding pads, which eliminates any coplanarity errors
arising from lead forming. The main disadvantage of hot
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bar soldering is the fact that a thermode has to be me-
chanically rigid, to exert the force on the component leads.
Unfortunately, this force can be high enough to damage the
substrate. To solve this problem, spring loaded thermode
or thermode which can be held on a spherically mounted
suspension unit are used. The last one allows the blades of
thermode to be planarised with respect to the surface of the
substrate. This yields uniform forces across all leads around
the bonding site. Placement accuracy for TAB devices is
tighter than for conventional SMD components, since the
lead pitch is smaller in comparison to SMD. So, the ma-
chine positioning system must include reliable machined
hardware, precision encoders and stable base.
Fig. 3. The idea of TAB connection.
The width and spacing of the inner lead bonding pads of the
TAB process used currently is 50 µm. The corresponding
dimensions of the outer lead bonding pads are 100 µm if
the substrate technology allows it. TAB offers advantages
in the area of improved electrical and thermal performance.
TAB process is also a very good choice for building reli-
able MCMs.
4. Wafer level packaging
The wafer level CSP is a packaging technology where the
majority of the packaging process steps are carried out at
the wafer level [3, 8]. It is the most interesting technology
from the point of view of miniaturisation. These packages
are made before the wafer is sawed, therefore their size
cannot be larger than that of the die. Most packages of this
type are made by re-routing the bond pads on the wafer,
followed by bumping.
The limitation on wafer level packaging (WLP) is how
many I/O can be placed under the chip. Typical applica-
tion market for WLP is projected for ICs with total I/O be-
low 100 and adequate silicon area. A key enabling tech-
nology to take full advantage of WLP is the development
of wafer level test and burn-in. Most WLPs with I/O pitch
equal or greater than 0.5 mm do not require the use of un-
derfiller and can be directly implemented into a standard
surface mount technology (SMT) process flow.
The reliability of WLP that use bond pad redistribution
is a problem, especially when they are to be mounted on
FR-4 boards. Due to different thermal expansion coeffi-
cients of silicon and printed board, the maximum die size is
limited. So, the use of wafer level packages focuses on ICs
with relatively low pin count (small size). Many portable
equipment manufactures use underfilling. It improves re-
sistance to solder fatigue and improves the resistance to
mechanical stress, such as, shock, board wrapage and vi-
bration. The reliability of WLP can also be improved when
the stand-off between the component and the printed board
is enlarged [11].
WLP technology is ideal for portable communications and
related applications that require a low cost packaging solu-
tion with small form factor and improved signal propagation
characteristic.
A disadvantage of WLP and flip chip is that their size is
not standardized. The package has the same dimensions as
the die, which can have any dimension. To avoid the need
for customised test sockets, trays, reels, etc., it is best to
perform as many operations as possible at the wafer level.
5. Types of IC array packages
5.1. BGA packages
The BGA package is based on a PCB substrate. The stan-
dard core thickness of substrate is typically from 0.2 to
0.4 mm with 18 µm copper on each side. The silicon chip
is die bonded to the top side of the substrate using die at-
tach adhesive. The chip is then gold wire-bonded to wire
bond pads on the substrate. Traces from the wire bond pads
take the signal to vias which carry them to the bottom side
of the substrate and then to circular solder pads. The bot-
tom side solder pads are laid out on square or rectangular
grid with either a constant 1.5 mm, 1.27 or 1.0 mm pitch.
An overmold is then performed to completely cover the
chip, wires and substrate wire bond pads. Majority of BGAs
will utilize a wire bond interconnection on the periphery of
the IC (Fig. 1). Area array flip chip connections to BGAs
are needed for high I/O counts or high power chips (Fig. 2).
Laminate-based array packages will require the use of un-
derfillers to reduce the shear stress load on the flip chip
interconnections for large die, due to the large difference
in the CTE between the silicon IC and the substrate.
BGA packages will provide good solutions for the pincount
range above 200.
5.2. CSP technology
Defined by a criterion of size, CSP are no smaller than
80% of the chips they house. For CSP, the pitch drops
below 0.8 mm. CSPs normally contain an interposer on
which the die is attached by either wire-bonding or flip
chip interconnect [8]. A rewiring of the I/O pads is done
on a flex interposer or directly on the wafer/die surface.
The area distributed I/O contacts (solder ball height smaller
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than 250 µm) for board assembly are satisfied by the
PCB land pitches in size 250 µm to 500 µm. In case
of wafer level redistribution the packaging cost can be re-
duced tremendously. CSP package with flexible interposer
is shown in the Fig. 4. The relatively expensive underfilling
process after assembling can be avoided because a stress
compensation can be implemented into the “package”.
Fig. 4. Cross-section of CSP package.
The comparison of these two type of package is shown in
Table 5. CSP packages will provide good solutions for the
pincount range above 400. In CSP package the silicon-to-
package area ratio is increased up to 100% in most versions.
Having reduced the package body to equal the die size the
next available step is the integration in the z-direction by
stacking more dies in the same package [10].
Table 5
Development of BGA and CSP packages parameters
in the next decade [3, 4]
Package/parameter
Year
2002 2006 2010
BGA – solder pitch [mm] 1.00 0.65 0.50
BGA – body size [mm] 23 18 17
– possible pincount 484 729 1089
CSP – area array pitch [mm] 0.40 0.30 0.30
CSP – body size 10 mm
– possible pincount 320 540 540
CSP – body size 21 mm
– possible pincount 572 1280 1280
The CSP packages provide a potential solution where low
weight and small size are the requirements. These pack-
ages are only slightly larger than the chip itself, and are
available in a variety of configurations and materials com-
binations. The size may range from 4 to 21 mm. Significant
size reduction can only be realized by using CSP, which
has pitches ranging from 0.4 mm to 0.3 mm. Four type
of CSPs can be distinguished [8]:
– CSPs with rigid interposer (organic or ceramic),
– CSPs with a flexible interposer (usually polyimide),
– CSPs with a leadframe,
– wafer level CSPs.
The next level of wafer level packaging is reached by inte-
gration of passive (R, L) and active devices (Si, GaAs ICs).
Such system are known as multi-chip modules (MCM).
5.3. MCM technology
The simplest definition of an MCM is that of a single pack-
age containing more than one IC. More precisely, in the
MCM there are multiple bare dies mounted along with sig-
nal conditioning or support circuitry such as capacitors,
resistors and other parts on a laminate or ceramic base
material. MCMs introduce a packaging level between the
application-specific IC (ASIC) and board level. Digital and
analog functions can be mixed without serious limitations,
and an ASIC can be composed easily with standard pro-
cessors, devices and memories in one package. The next
generation of MCMs could even have optical I/Os as an
option. In such solution, high-speed components can be
placed closer to each other, the load on the IC output buffers
is lower and signal transmission properties are better. The
new version of MCM is called system-in-package (SiP)
where dies are mounted one on the other.
Multi-chip module technology has been previously used
for high performance applications like mainframe CPU’s.
MCMs of this type are typically very complex and expen-
sive. MCM-C applied in the IBM 4300 computer used
a glass-ceramic substrate with more than 40 layers and con-
taining more than 25 ICs [2].
5.4. SiP packages (multi-stacked LSI)
The term system-in-package is used to describe multi-
chip IC, such as stacked die CSP or MCM-PBGAs. SiP is
a functional block or module, which incorporates ICs, pas-
sive components, antennas, etc. Curent SiPs assemble
2–5 dies in a single package combining wire bond with
peripheral or center pads, die-to-die- bonding, flip chip
and SMT [12, 13]. SiP is used as a standard component in
board level manufacturing (Fig. 5). It is based on a merger
of mainstream, high volume and low cost IC assembly tech-
nology and surface mount technology. The IC assembly
technology is used to interconnect the IC chips to the SiP
substrate while the SMT technology is used to intercon-
nect the IC chips to the SiP substrate while the SMT tech-
nology is used to connect passive components and other
Fig. 5. Cross-section of SiP package.
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SMT-compatible components (e.g., connectors) to the SiP
substrate.
Current SiP solution is based on low cost IC assembly tech-
nology and surface mount technology. The SiP can be
manufactured using ceramic, leadframe, organic laminate
or even tape-based substrates. The following attributes are
used to define SiPs:
• Includes chip-level interconnect technology. In other
words, flip chip, wire bond, TAB or other intercon-
nect directly to an IC chip.
• Quite often includes passive components. The pas-
sives may be either surface mounted discrete compo-
nents or they may be embedded into or manufactured
on the substrate material, as buried components.
• Typically includes more than one IC chip, so inte-
gration of various die technologies (e.g., Si, GaAs,
SiGe, SOI, MEMS and optical) in the same package
is possible.
• May include other components necessary to bring the
SiP to more complete functional system or subsystem
level – such as housings, lids, RF shields, connectors,
antennas, batteries, etc.
The SiP thickness started at 1.4 mm for a 2-stack but has
now been reduced to 1.2 mm for the 3-stack and already
there is a demand for a 4-stack in the 1.4 mm package.
The end applications continuously require thinner packages.
Reduction in package thickness requires thinner substrate,
thinner die and smaller solder balls with a shrinking pitch.
The majority of common 2-L laminate substrates have been
reduced to 0.21 mm and the copper/polyimide tape sub-
strates today use 0.05 mm polyimide and ultimately will
migrate to 0.025 mm. The thinnest die in high volume
production today is 0.14 mm, but this will soon be reduced
to 0.10 mm and ultimately to 0.05 mm.
The primary driver behind SiP is maximum functionality
in the minimum footprint. Assembling multiple die side-
by-side in one package reduces interconnect length and can
increase electrical performance. Lower cost is the driver
for most packaging. SiP cost is only fractionally higher
than the single-die package cost because it utilizes only
one substrate, the backend operations are the same and are
assembled using the same infrastructure.
The need to mix ASIC or digital signal processor (DSP)
chips with memory has pushed the development of a three-
stack SiP with sequentially smaller die stack. Same-die-
stack technologies all using the 1.4 mm thickness CSP
family. Technically these options can be grouped into three
SiP families.
• SiP I. Wire bonded die-up SiP assembles die with
peripheral bond pads in 2-up or 3-up configurations
in one or two stacks. Through the use of a thin
flex tape-based interposer and thin backgrind wafer
technology, the triple-chip stacked SiP still meets the
1.4 mm maximum thickness ceiling required for ad-
vanced handsets.
• SiP II. Wire bonded die-up and die-down SiP with
peripheral and centre pads at the bottom. The most
common application is with DRAM with center pads
at the bottom. The wire bonding to the die is done
through a slot in the substrate that is subsequently
encapsulated before the remaining dice are as-
sembled.
• SiP III. Flip chip and wire bond SiP with die-up
configuration are shown in Fig. 5. The flip chip
connection is the gold stud bump formed directly
on the aluminium die pads using wire bond tech-
nology.
Though the majority of CSPs today use the 0.8 mm pitch
with 0.48 mm ball diameter, higher pincount applications
with smaller footprints are migrating to 0.5 mm pitch with
0.30 mm diameter ball.
SiP offers the flexibility of mixing analog and digital de-
signs, each optimised separately for performance and cost,
and also integrates technologies like CMOS and SiGe or
GaAs that cannot be mixed in one die to produce a system-
on-chip (SoC).
Integrating many ICs in a SiP format and using a high-
density substrate can result in significant cost saving by
reducing routing complexity and layer count in the mother-
board. Also, SiP solution can save a significant amount of
space on the motherboard, which will enable more func-
tionality to be integrated in a system board. The SiP equates
to be functional block of the system that can be standarized
across a product family and dropped into a new system
board design with minimal effort. The SiP solution usu-
ally results in system cost savings by reducing motherboard
cost, reducing system size and simplifying system assembly
and rework process.
Communication system uses SiP technology for RF and
wireless devices, networking and computing, image sen-
sors and memory applications such as flash cards. In to-
day’s systems, the ASIC and memory are packaged sepa-
rately and mounted to the system board. Considerable cost,
size and performance benefits can be realized by integrat-
ing the ASIC and memory devices into a system in pack-
age configuration. The ASIC device is mounted in a flip
chip configuration along with memory devices mounted on
the same substrate beside the ASIC. Decoupling capaci-
tors and other passives can also be mounted to the sub-
strate. Memory devices are packaged and tested in individ-
ual CSP packages before they are mounted to the substrate
using a conventional SMT process. This eliminates the
yield loss issues associated with traditional MCM designs.
Since all routing between the ASIC and memory is done
on the first or second layer of the substrate, signal integrity
is optimised.
6. Conclusion
Packaging technology plays an important role in the re-
alisation of a new generation of products. This requires
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the development of new packaging technologies and ma-
terials. The estimation of packaging technologies can be
done by an indicator the so called packaging efficiency.
It is defined by the ratio of the silicon chip to the area of
the package. The best level of efficiency for pheripheral
packages, like QFP, can reach 50%; for area array pack-
age like BGA/CSP does not exceed 90% and for wafer
scale or bare chip solutions can achieve 100% silicon effi-
ciency. Through SiP technologies, 200% efficiency can be
approached without having to tackle the more complex sec-
ond level interconnect and reliability challenges associated
with 0.5 mm and finer ball pitch.
Stacked chip interconnection in combination with ball
grid array and chip scale package technology platforms
are merging to create a new wave of 3D package in-
tegration.
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Abstract— The radiation damage caused by low energy
r.f. plasmas has not been, to our knowledge, studied so far in
the case of symmetric planar plasma reactors that are usually
used for PECVD processes. The reason is that, unlike non-
symmetrical RIE reactors, such geometry prevents, basically,
high-energy ion bombardment of the substrate. In this work,
we present the results of experiments in which we have studied
the influence of plasma processing on the state of silicon sur-
face. Very low temperature plasma oxidation has been used
as a test of silicon surface condition. The obtained layers were
then carefully measured by spectroscopic ellipsometry, allow-
ing not only the thickness to be determined accurately, but
also the layer composition to be evaluated. Different plasma
types, namely N2, NH3 and Ar, were used in the first stage
of the experiment, allowing oxidation behaviour caused by the
exposure to those plasma types to be compared in terms of rel-
ative differences. It has been clearly proved that even though
the PECVD system is believed to be relatively safe in terms
of radiation damage, in the case of very thin layer process-
ing (e.g., ultra-thin oxynitride layers) the effects of radiation
damage may considerably affect the kinetics of the process and
the properties of the formed layers.
Keywords— MOS technology, plasma processing, shallow im-
plantation, radiation damage.
1. Introduction
ITRS roadmap [1] forecasts an increase of the packaging
density and improvement of the performance of silicon in-
tegrated circuits by the reduction of the of gate dielectric
thickness, among other factors.
In mixed logic/memory circuits manufactured as a system
on a chip, two different thicknesses of dielectric layers
are required. The solution the most advanced technologi-
cally would be to form both dielectric layers during a sin-
gle process. This may be possible through the oxidation
of a nitrogen-implanted silicon layer, where the oxidation
rate depends on the nitrogen implantation dose and pro-
file (e.g., [2, 3]).
The experiments presented in this work are a part of
a broader study that examines the possibility of conducting
both stages of ultra-thin oxynitride formation (e.g., ultra-
shallow nitrogen implantation and silicon oxidation) in one
technological reactor.
The important issue here is the possibility of carrying out
extremely shallow ion implantation by means of planar
r.f. reactors. For the time being planar reactors have been
believed to enable very limited bombardment only, espe-
cially in the case of symmetrical reactors – used for PECVD
process. In non-symmetrical reactors used for reactive ion
etching (RIE) the effects of ion bombardment have been
employed practically to etch layers, no data or even esti-
mation have, however, been presented (to our knowledge)
so far on the depth of implantation and significance of
this effect.
Such effects may not only influence the process of layer
forming, but also influence their properties.
2. Experimental
In contrast to the methods presented so far in the literature
where classical implanters or the ion immersion implanta-
tion in plasma (IIIP) method were used to carry out ultra-
shallow implantation, in our work we used typical planar
r.f. plasma reactors usually applied in PECVD. The pro-
cesses of plasma implantation of nitrogen and subsequent
plasma oxidation are both taking place at a very low tem-
perature 350◦C.
The nitrogen N2 and ammonia NH3 plasmas were used in
this investigation (stage 1). This allowed the effect of easier
dissociation and excitation of ammonia to be compared to
that of nitrogen.
The subsequent process of plasma oxidation (stage 2) was
carried out in conditions resulting from the studies of
plasma oxidation at very low temperatures presented in [4].
The kinetics of oxidation are highly dependent on the
state of the silicon surface. The disorder of this region
(e.g., amorphisation) obviously results in a higher oxida-
tion rate.
Spectroscopic ellipsometry was used to measure the thick-
ness of the obtained layers. Since either nitrogen or am-
monia plasma was used in the first process (stage 1), we
could expect some nitride content in the layer – the ap-
propriate optical model had to be incorporated. Our ear-
lier experience has proved that even in the case of low
nitride-phase content, we may obtain very good agreement
of the EMA model with the spectrum measured by ellip-
someter in a very wide range of wavelengths. An example
of fitting the EMA model to the real ellipsometric spec-
trum is shown in Fig. 1. In the EMA model, we included
two phases most likely to be present in our layers, namely:
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Table 1
Complete matrix of experiments – two-stage processes performed in a PECVD system; the results obtained
by means of spectroscopic ellipsometry measurement analysis are also included
Process name Oxid. only 50 W Ar 100 W Ar 50 W N2 100 W N2 50 W NH3 100 W NH3
Stage 1 process
Gas type Ar N2 NH3
Gas flow [ml/min] 50 50 50
Pressure [Tr] 0.5 0.5 0.5
Temperature [◦C] 350 350 350
Process time [min] 5 5 5
Power [W] 50 100 50 100 50 100
Stage 2 process
Power [W] 50 50 50 50
Gas type O2 O2 O2 O2
Gas flow [ml/min] 50 50 50 50
Pressure [Tr] 0.5 0.5 0.5 0.5
Temperature [◦C] 350 350 350 350
Process time [min] 2 10 2 10 2 10 2 10 2 10 2 10 2 10
Results of the spectroscopic ellipsometry measurements
Optical thickness [A˚] 44 66 59 91 73 130 36 68 55 171 36 60 32 63
Refractive index (@630 nm) 1.477 1.471 1.488 1.477 1.453 1.460 1.443 1.463 1.509 1.433 1.627 1.542 1.663 1.526
Si3N4 content [%] – – 5.92 3.78 0.1 0.64 0.1 1.14 9.98 0.1 31.6 16.1 37.9 13.2
Fig. 1. An example of a fitting of the optical EMA model to
measurement data in wide range of wavelength (from 250 nm to
1000 nm) for two incident angles 65◦ and 75◦. Very good agree-
ment allows both layer thickness determination and approximate
evaluation of layer composition.
silicon dioxide (SiO2) and silicon nitride (Si3N4), although
we could also expect some “optically detected” conse-
quences of the amorphisation of silicon. The fitting of
this model to the measured spectrum fitting is very good
(low values of mean deviation error) indirectly justifying
our choice of phases included in the EMA model.
In order to isolate the impact of amorphisation of the silicon
substrate, by implanted nitrogen ions, on the final kinetics
of oxidation, reference experiments were done with argon
implantation (stage 1) under similar conditions.
The complete set of experiments is presented in Table 1. It
should be noted that each experiment was carried out for
two process times (2 and 10 minutes) of plasma oxidation
(stage 2), and two levels of r.f. power (50 W and 100 W)
applied during nitrogen implantation (stage 1). The oxida-
tion process was carried out with the power of r.f. oxygen
plasma equal to 50 W.
The independent information about possible consequences
of ion collisions with the silicon substrate was obtained
from TRIM simulations. They allowed probable profiles of
implanted atoms to be evaluated, as well as profiles and
densities of the expected damage in the silicon crystal lat-
tice – factors that obviously determine the kinetics of the
subsequent process of plasma oxidation of silicon.
3. Results and discussion
The results of all ellipsometric measurements characteris-
ing all experiments performed in this study are also in-
cluded in Table 1.
When looking at the obtained results one can immedi-
ately realise that the history (type of plasma process and
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r.f. power used at stage 1) does have enormous impact
on the final layer thickness and its composition. Basically,
one could say that each of the process sets results in dif-
ferent oxide (oxynitride) thickness. However, studying the
relative differences can bring more interesting information
on the effects that are most probably responsible for those
differences.
The undisturbed kinetics of the plasma oxidation process
was observed by means of the reference process with oxy-
gen plasma only (stage 2 only). The thickness dependence
was comparable to the results obtained in our previous work
on plasma oxidation [4]. The difference in the oxide thick-
ness observed in the samples bombarded in argon plasma
(stage 1) for both, lower and higher r.f. argon plasma power
is clear (see Fig. 2). At the same time, for both oxidation
times the obtained oxide layer thickness is higher in the
case of samples exposed primarily (during stage 1) to Ar
plasma. Furthermore, substantial difference in the obtained
thickness is observed between 50 W and 100 W r.f. Ar
plasma (see also Fig. 2).
Fig. 2. The total and component-layer thickness (as evaluated
using EMA model) of the layers obtained by plasma oxidation of
samples exposed to argon plasma. The results of plasma oxidation
only are used as a reference.
The observed results seem to be obvious, if we realise that
due to chemical passivity of argon the only possible effect
of silicon exposure to Ar plasma can be the damage to sili-
con surface due to energetic Ar ion bombardment. In these
conditions the dependence of oxide thickness on r.f. power
applied to plasma is simple – the higher the r.f. power, the
higher ion bombardment is expected and thus, more dam-
age is done to the silicon substrate. The damage obviously
enhances oxide growth, therefore the final oxide thickness
is the highest (in this set of experiments) for the process
using the higher r.f. power (100 W) of argon plasma during
stage 1. We have to keep in mind that, the enhancement
of oxidation rate will end as soon as the whole damaged
region of the silicon substrate is be consumed by plasma
oxidation.
A different situation occurs when nitrogen or ammonia
plasmas are used in the stage 1 process (see Fig. 3).
In the case of nitrogen plasma short oxidation time results
in lower or slightly greater layer thickness (for lower and
higher r.f. plasmas power, respectively). It should be no-
ticed that layers formed in conditions of higher r.f. power
contain also the nitride phase, as evaluated by means of
ellipsometry. For longer (10 min) oxidation times the ten-
dency is similar, although the layer thickness for higher
power is exceptionally high.
Fig. 3. The total and component-layer thickness (as evaluated
using the EMA model) of the layers obtained by plasma oxidation
of samples exposed to nitrogen plasma. The results of plasma
oxidation only are used as a reference.
When analysing the possible reasons for such results we
have to take a complex nature of the processes into consid-
eration. One should be aware of the fact that apart from
the amorphisation (damage) of the silicon subsurface re-
gion, the creation of SiN bonds (even at 350◦C) is also
possible in nitrogen containing plasma. The latter effect is
possible due to the damage (broken bonds) resulting form
nitrogen ion bombardment.
Thus, we have to consider two contradictory effects during
plasma oxidation (stage 2). While oxide growth is slowed
down by the presence of SiN bonds, at the same time it is
also accelerated by the presence of broken silicon bonds in
the subsurface region. Additionally, we have to remember
that nitrogen atoms tend to be replaced by oxygen atoms
in position bonded to silicon during oxidation even at such
low temperatures.
The use of ammonia plasma results in a different behaviour
from that observed in nitrogen plasma (compare Figs. 3
and 4). In all experiments of this series the final oxynitride
layer thickness is lower than that obtained during reference
oxidation, which proves the effective passivation of sili-
con surface by nitrogen implantation from ammonia. It is
interesting to note that the nitride-phase content is much
higher in these samples than in all those described be-
fore. Moreover, in contrast to previous cases, the oxidation
time does not have much influence on the layer thickness.
A careful look at Fig. 4 indicates that the dependencies of
layer thickness on r.f. power are different for shorter and
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longer oxidation times in this case. This obviously con-
firms the hypothesis presented above of different effects
competing with one other during the stage 1 and stage 2
processes.
Fig. 4. The total and component-layer thickness (as evaluated
using the EMA model) of the layers obtained by plasma oxidation
of samples exposed to ammonia plasma. The results of plasma
oxidation only are used as a reference.
Taking into consideration that both effects are caused by
the phenomena taking place only in the ultra-shallow,
subsurface region, we have to remember also that all
these effects will disappear if an oxide layer thick enough
is grown (thick enough to consume the affected silicon
depth).
As a consequence, oxidation slow-down takes over for
short oxidation times the, while oxidation rate is enhanced
by broken silicon bonds for long enough oxidation times
(longer than it takes for all or most of the nitrogen to be
removed from the layer). This enhancement will continue
until the whole silicon region affected by ion bombardment
is consumed by the growing oxide.
Even during oxidation, at such low temperatures (350◦C)
the nitrogen atoms incorporated and bonded with silicon
during the earlier process (stage 1) tend to be replaced by
oxygen. As a result, the nitrogen content in the oxyni-
tride layer is dependent on the oxidation time and inevitably
tends to decrease during oxidation. The latter effect is very
effective, as can be seen using the 100 W N2 plasma pro-
cess as an example. As the result of oxidation results in
a ∼170 A˚ oxide layer with no nitride phase present, as
evaluated by spectroscopic ellipsometry (see Fig. 3).
The situation is little different, when ammonia plasma is
used instead of nitrogen. As can be seen in Fig. 3, the
nitride-phase content is much higher then, when compared
with nitridation carried out in N2 plasma. This observation
can be explained by a well known fact that ammonia disso-
ciates much easier in plasma than nitrogen. Consequently,
for both short (2 min) and longer (10 min) oxidation times
we can still observe the nitride phase in the layer.
It is also interesting to note that in the oxynitride layers
formed by the oxidation silicon exposed previously to NH3
plasma the nitride content does not change much between
2 min and 10 min oxidation times (compare Fig. 4). It
seems that nitrogen replacement with oxygen is not so ef-
fective during oxidation in this case. The most probable
hypothesis explaining this effect refers again to more ef-
fective formation of nitrogen in NH3 plasma, which in turn
allows thicker and denser nitride phase to be formed during
this stage of experiment. Denser and more perfect nitride
component may be less prone to oxygen replacement during
plasma oxidation at low temperatures (< 350◦C).
As it was already mentioned above, the oxidation rate
is influenced by all the effects described above until the
whole affected silicon subsurface region becomes oxidised.
It is, therefore, crucial for understanding of the whole pro-
cess to be aware of the range of the distances covered in
the silicon substrate by ions implanted from r.f. plasma.
As already mentioned before, this information may only
be obtained by means of appropriate simulations or exper-
imental measurements of the implantation depth (profile)
and doses.
The energies of ions bombarding silicon samples in
a PECVD planar reactor are expected to be very low – de-
pending on the pressure and r.f. power used they could
amount to a few hundreds of volts or even less. The only
simulator that allows such low ion energies to be con-
sidered is TRIM [5] (a part of SRIM simulator). The
problem in this case is, however, that no data is avail-
able on the accuracy of this simulator for such an energy
range.
On the other hand, due to the fact that the expected pene-
tration is within the ultra-shallow range, the measurements
require extremely high in-depth resolution which, until re-
cently, could not be reached. Only recently, the progress
made in medium energy ion spectroscopy (MEIS) allowed
some unique experimental data to be obtained.
In [6], the results of MEIS measurements of nitrogen pro-
file implanted into silicon at very low energies (200 eV,
500 eV and 1000 eV) may be found. This gave us a unique
chance to compare the MEIS profiles with those ob-
tained by means of TRIM simulations assuming the same
ion energies. The results of theoretical calculations by
TRIM for all three energy values (i.e., 200 eV, 500 eV
and 1000 eV) are compared with the MEIS profiles
in Fig. 5.
Looking carefully at this figure one may notice obvious dif-
ferences between the calculated and measured ion profiles.
The TRIM profiles are certainly deeper than those obtained
by MEIS. The relative differences between the individual
ion ranges obtained by both methods are, however, very
similar.
The simulated and experimental profiles differ also by the
total number of nitrogen ions located within the silicon
substrate per implanted ion. The lower total densities of
implanted ions received for MEIS profiles seem to prove
that more ions than expected by TRIM simulations are un-
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able to penetrate the silicon substrate. This can possibly be
explained by more effective backscattering from the silicon
surface than calculated by TRIM.
Fig. 5. Comparison of the nitrogen profiles in silicon deter-
mined experimentally by means of MEIS [6] and the results of
TRIM simulation assuming the same energies of nitrogen ions
(i.e., 200 eV, 500 eV and 1000 eV).
Despite the observed differences, it should be noted that
in both cases the implanted nitrogen profile depths are of
the same range (or higher) than the thickness of oxyni-
tiride layers for state-of-the-art MOSFET gate stacks. This
means, that ultra-shallow implantation of nitrogen from
r.f. plasma will always play a very important role in the
formation of ultra-thin oxynitride layers, especially when
low thermal budget is at stake.
4. Conclusions
Within the scope of this work it has been proved that
the process of nitrogen implantation takes place even in
PECVD r.f. plasma. It influences the kinetics of oxyni-
tride layer growth and the properties of the resulting lay-
ers. This ultra-shallow implantation affects the final ox-
ide (oxynitride) layer thickness and its composition by
three mechanisms. These are: damage of the substrate dur-
ing ion implantation from r.f. plasma, formation of SiN
bonds (in the case of nitrogen containing plasmas), and
replacing the nitrogen in SiN bonds by oxygen dur-
ing oxidation (even at low temperatures – 350◦C). It
should be also noted that all of these processes take
place “dynamically” while consuming the substrate during
oxidation.
The results of nintrogen implantation from nitrogen and
ammonia plasmas are different. In the former case even
short low-temperature oxidation results in the formation of
almost pure oxide – the nitride phase is hardly seen there.
The case is different for ammonia plasmas. We obtain true
oxynitride layers, as the nitride-phase content may even
amount to 30% for short oxidation times.
The depth range of the nitrogen implantation under low-
energy conditions has been evaluated by means of TRIM
simulations and compared to MEIS measurements found
in [6]. Although the TRIM profiles exhibit deeper penetra-
tion range than that obtained by MEIS and TRIM seems
to underestimate the backscattering from the silicon sur-
face, in both cases the nitrogen implantation depth is higher
than the thickness of oxynitride layers required in state-
of-the-art CMOS ICs.
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Paper Properties of Al contacts
to Si surface exposed in the course
of plasma etching of previously grown
nanocrystalline c-BN film
Piotr Firek, Aleksander Werbowy, Jan Szmidt, and Andrzej R. Olszyna
Abstract—Properties of Al electric contacts to Si(p) surface
exposed to fluorine-based plasma etching of nanocrystalline
cubic boron nitride (c-BN) film grown previously were stud-
ied and compared to the properties of Al contacts fabricated
on pristine or dry etched surface of Si(p) wafers. In addition,
a part of the investigated samples was annealed in nitrogen
atmosphere at the temperature of 673 K. Analysis of contract
properties is based on current-voltage (I-V) measurements of
the produced Al-Si structures. The presented investigations
were performed in order to evaluate the efficiency of the ap-
plied plasma etching method of nanocrystalline c-BN from the
viewpoint of its influence on the properties of metal contacts
formed subsequently and thus on the performance of elec-
tronic devices involving the use of boron nitride.
Keywords— cubic boron nitride, plasma etching, electric con-
tacts.
1. Introduction
Cubic boron nitride (c-BN) owing to its unique properties,
such as wide bandgap, good thermal conductivity, high
thermal stability and chemical resistance, is a promising
material for numerous applications. These cover such areas
as high-temperature and high-power electronics, UV (in-
cluded deep UV) detection and light emitting devices or
structures intended to work in chemically harsh environ-
ments [1–3].
Fabrication of metal-insulator-semiconductor (MIS) struc-
tures with boron nitride layer playing the role of an insula-
tor is quite easy and offers a very useful tool for electronic
characterization of a dielectric film (BN in this case) [4, 5].
MIS systems also form very convenient testing ground for
verification of various processing technologies of the in-
vestigated insulating material, e.g., etching [5–7] or fabri-
cation of metal contacts [8]. However, elaboration of the
complete technological process leading to the fabrication
of an advanced device making use of BN (e.g., MIS field-
effect-transistor (MISFET), where boron nitride film acts as
a gate insulator) is a much more demanding task. Among
other things it requires the development of a selective etch-
ing technique of BN film, which allows desired features
(gate area in this case) to be patterned on its surface. Due
to the aforementioned chemical resistance, boron nitride
is difficult to be removed by means of wet etching, typi-
cally used in electronics. Much more promising results are
brought by experiments with dry plasma selective etching
of BN [5–7]. However, in order to determine the real us-
ability of the applied method, it is necessary not only to
investigate the efficiency of material removal or selectivity
of such a process, but also to examine the influence of the
process on the characteristics of the final device. Plasma is
an aggressive environment and comes into interaction with
the surface (e.g., substrate) being exposed, undoubtedly af-
fecting its state, even if the etch stop moment is selected
correctly. In this work we have studied the properties of
Al contacts to Si surface, which were formed after removal
of nanocrystalline c-BN film grown previously. Any prac-
tical application requires the availability of contact fabrica-
tion method ensuring the contacts exhibit desired proper-
ties. This may also include the knowledge of how to bring
such contacts into the right state if they do not posses the
required parameters initially (immediately after formation).
In the present study our goal was to obtain ohmic contacts
to plasma exposed Si surface, as such terminals are nec-
essary for, e.g., source and drain regions of the planned
MISFET structures. Ohmic character is here considered
primarily in the sense of small contact resistance with re-
spect to the resistance of the substrate or device, rather than
in terms of strict linearity of the observed current-voltage
curves [9].
2. Experimental details
Nanocrystalline, 60–80 nm c-BN films were produced on
p-type Si (<100>, ρ = 6–8 Ωcm) substrates using reactive
pulse plasma (RPP) assisted CVD method [10]. Then BN
layers were dry etched in fluorine based r.f. (13.56 MHz)
plasma (PLASMALAB OXFORD 80+ station). Selectivity
of etching was achieved by applying aluminum metalliza-
tion as a mask. Etching process parameters are presented
in Table 1. The results of etching were verified by ellip-
sometric measurements (GAERTNER 117, λ = 632.8 nm)
as well as scanning electron microscopy (SEM). Subse-
quently, Al contacts were vacuum evaporated on such sur-
faces. In order to determine the potential influence of BN
removal on electrical properties of Al contacts formed on
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plasma-exposed Si surface, in parallel a comparative set
of Al contacts was fabricated on pristine Si wafers (of the
same type as above) that were not covered with boron ni-
tride. Another set of contacts was evaporated on Si sub-
strates that were initially plasma pre-etched (under the same
conditions as shown in Table 1 except shorter – 0.5 min –
process time). This step was intended to simulate the ef-
fect of the final stage of BN plasma etching of Si surface,
when it becomes directly exposed to the plasma environ-
ment. Finally, a part of the obtained structures of all types
was annealed at the temperature of 673 K for 30 min in
nitrogen atmosphere. All wafers had Al backside contacts
as well.
Table 1
Process parameters of nanocrystalline c-BN film etching
Parameters Values
Gas mixture CF4 + Ar
Flow rates of gas mixture components 30 to 10
[ml/min]; CF4 to Ar
Power [W] 100
Pressure [mTr] 40
Etching time [min] 3 (0.5∗)
∗ In the case of pristine Si surface pre-etching.
Electrical properties of Al contacts were investigated by
means of automatic current-voltage (I-V ) measurements
with Keithley SMU 238 within the range ±10 V with the
current monitored every 0.1 V.
3. Results and discussion
Since ellipsometrical measurements of the thickness of
nanocrystalline c-BN layers performed after completing
Fig. 1. SEM image of a fractured Si substrate showing the surface
of the wafer exposed to plasma in the course of plasma etching
of a nanocrystalline c-BN film grown previously.
the etching process gave ambiguous results (some readouts
suggested 2.5–3 nm thick residue of boron nitride film),
in addition SEM images of sample surface were obtained
(see Figs. 1 and 2). They seem to indicate that the boron
nitride layer was successfully removed, except some iso-
lated islands of unetched material (separated on the average
by a distance of 100 nm one from another), most likely
composed of chemically resistant compounds like BCx,
BCN, CxNy, etc. (Fig. 1). Their local character suggests
that they should have no significant influence on Al
contact properties. However, even if BN layer residuum
formed a continuous film, it should not be a problem since
in the case of such a thin film quantum tunneling ef-
fects start playing a crucial role in carrier transport and
thus that kind of interface cannot be a barrier for current
flow. At the same time trenching effects were observed
around the edges of Al metallization used as an etching
mask, as well as erosion in the case of a particular edge
(Fig. 2). These are phenomena characteristic of physical
Fig. 2. SEM image of a fractured Si substrate with Al masking
metallization after plasma etching process.
sputtering, which indicates most likely that the composi-
tion of reactant gases should be changed in favor of the
component responsible for chemical etching (in our case
CF4 at the expense of Ar). This observation is supported
by our previous studies concerning dry plasma etching
of gallium nitride (GaN) by means of the same method,
where improvement was observed if the content of chemi-
cally etching component was increased in the reactant gas
mixture [11].
The results of I-V measurements of different sets of Al/Si
structures are shown in Figs. 3–8.
Figure 3 presents current-voltage curves observed for Al
contacts evaporated onto Si surface exposed to plasma dur-
ing c-BN layer etching. As it can be seen, these char-
acteristics are strongly asymmetric. However, the situa-
tion changes dramatically after annealing (673 K, N2 at-
mosphere), as characteristics become symmetrical (Fig. 4).
Now, if such curves are compared to the corresponding
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Fig. 3. I-V characteristics of Al contacts evaporated onto Si sur-
face exposed to plasma during plasma etching of a nanocrystalline
c-BN film grown previously.
Fig. 4. I-V characteristics of Al contacts evaporated onto Si
surface exposed to plasma during plasma etching of nanocrys-
talline c-BN film grown previously – results of contact annealing
at 673 K in N2 atmosphere.
Fig. 5. I-V characteristics of Al contacts evaporated on pristine
and briefly plasma etched Si surface.
Fig. 6. I-V characteristics of Al contacts evaporated on pristine
and shortly plasma-etched Si surface – results of contact annealing
at 673 K in N2 atmosphere.
Fig. 7. I-V characteristics of Al contacts evaporated on pris-
tine Si surface that was not subject to pre-evaporation plasma
etching.
Fig. 8. I-V characteristics of Al contacts evaporated on pristine
Si surface that was not subject to pre-evaporation plasma etch-
ing – results of contact annealing at 673 K in N2 atmosphere.
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characteristics obtained for contacts evaporated on pristine
and plasma pre-etched Si substrates, it becomes evident
that one has to deal with a similar trend. It is clear that
non-annealed electrodes act as rectifiers (Fig. 5) but af-
ter annealing (Fig. 6), the characteristics of both structure
types become symmetrical. Slightly lower current level in
the case of contacts grown on Si surface truly exposed to
plasma in the course of BN etching seems to be the obvious
result of the remaining BN residues and other post-etching
contaminants which effectively increase the contact resistiv-
ity. The similarity of the I-V characteristics of both sample
sets seems also to be an indirect proof that plasma etching
was successful since otherwise the obtained curves might
be quite different.
Figures 7 and 8 present behavior of analogous I-V curves,
obtained for Al contacts produced on pristine Si surfaces
that were not exposed to plasma prior to Al evaporation.
As it can be seen, they perform much worse, especially
as far as their resistivity is concerned (definitely lower
current levels). This seems to be in accordance with the
well-known fact that better ohmic contacts are achieved
if semiconductor surface is defected (resulting in the for-
mation of high density efficient recombination centers caus-
ing significant decrease in the contact resistance, as well as
generally promoting better metal adherence to the semi-
conductor) [9, 12]. Therefore annealing (Fig. 8) had ap-
parently no influence on I-V curves observed for this set
of samples.
4. Conclusions
The presented investigations show that fluorine based
r.f. plasma etching of nanocrystalline c-BN films is an effi-
cient way to selectively remove boron nitride and to pattern
BN layers for the purposes of application in microelectron-
ics (in this case – obtaining of gate dielectric in MISFET
structures). A c-BN film may be removed from any un-
masked substrate region areas. Studies of the properties
of Al contacts to Si substrate regions exposed to plasma
in the course of BN-layer etching prior to evaporation
(and comparative studies of analogous structures evaporated
on silicon surfaces never covered with BN) demonstrate the
possibility of fabricating contacts that meet requirements
for electrical ohmic terminals for semiconductor devices.
Ohmic character means here rather a low contact resis-
tance compared with the resistance of substrate or device
and not essentially the linearity of its I-V characteristics.
In other words, plasma processing does not affect the char-
acteristics of Al electrodes that are to be formed later on
in a negative sense.
Moreover, it has an even beneficial influence because of
a certain level of surface damage that improves metal ad-
hesion and introduces recombination centers decreasing the
resistance of the metal-semiconductor system. As expected,
annealing plays a substantial role in improvement of con-
tacts fabricated in this way.
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Paper Application of scanning
shear-force microscope for fabrication
of nanostructures
Andrzej Sikora, Teodor Gotszalk, Anna Sankowska, and Ivo W. Rangelow
Abstract—In view of the rapid growth of interest in AFM tech-
nique in surface property investigation and local surface mod-
ification we describe here an AFM microscope with optical tip
oscillation detection. The modular shear-force/tunneling mi-
croscope for surface topography measurement and nanoanodi-
sation is described. The measurement instrument presented
here is based on the fiber Fabry-Perot interferometer for the
measurement of the conductive microtip oscillation that is
used as nano e-beam for local surface anodisation. An ad-
vantage of this system is that quatitative measurements of tip
vibration amplitude are easily performed.
Keywords— AFM, nanostructures fabrication, shear-force mi-
croscopy.
1. Introduction
Scanning force microscopy [1] is one of the many scanning
probe techniques developed after the invention of scan-
ning tunneling microscopy (STM) [2]. In atomic force
microscopy the force interaction observed between the mi-
crotip mounted on the cantilever and the investigated sur-
face is utilized to characterize the surface. Several mea-
surement techniques can be applied to the detect of force
interactions acting on the microtip. One of them is the
shear-force microscopy (SHFM). In this technique a wire
tapered either by means of electrochemical etching or by
pulling is mounted perpendicularly to the sample. This tip
is oscillating laterally to the surface by a few nanometers
near to one of its mechanical resonant frequency. The os-
cillations are damped out by shear forces at a distance of
a few nanometers from the surface. This effect may then be
used to adjust the tip-sample distance. It may also be used
as a basis for high-resolution topographic imaging. Accu-
rate measurement of the true oscillation amplitude of the
tip yields very important information that allows this tool
to be used more confidently. Moreover, high measurement
sensitivity is desired to enable the use as low oscillation
amplitude as possible. This is because of two reasons: in
order not to loose the lateral resolution of surface measure-
ments and in order to extend the lifetime of the microtip.
In this paper optical tip oscillation detection setup will be
presented that includes a Fabry-Perot optical fiber interfer-
ometer. The advantages of the presented setup are extreme
sensitivity and compactness. Using the described measure-
ment system, quantitative measurement of the probe dither
motion with the resolution of 0.1 nm is possible in the band-
width of 100 Hz. Moreover, optical detection system allows
electrical voltage to be applied to the conductive microtip.
In this case the microtip can be used as an electron beam
(e-beam) source for nanolithography processes or as a col-
lector of tunneling or field emission current flowing be-
tween the surface and the microprobe.
In parallel to fundamental studies [3–7], several nanometer-
scale devices, such as single electron [8] and metal-
oxide [9] transistors, quantum wires [10], high-density
memories [3, 11], and Josephson junctions [12], have illus-
trated some of the nanoelectronic applications. Machining
of silicon structures has also been demonstrated by AFM
oxidation [13]. Furthermore, local oxidation lithography is
compatible with the operation of parallel tip arrays [14].
This allows single-centimeter area patterning to be per-
formed.
2. Instrumentation
In our setup, a single-mode optical fiber is fixed at the
distance of a few microns from the reflecting surface, the
deflection of which is monitored. The interference be-
tween the light reflected from the fiber-air interface and
the backscattered light from the reflecting surface is moni-
tored with a optical detector. In our interferometer design
we use a single-mode pigtailed semiconductor laser as the
light source. Since the light backscattered from any junc-
tion in the optical fiber system may disturb the operation of
the laser diode, we use a solid-state optical Faraday isolator
to ensure proper emission of the laser light. In our system
we utilize an isolator built into the laser diode, which accu-
rately fits the wavelength of the light source and is insensi-
tive to mechanical vibrations. One of the fiber ends of the
bidirectional coupler is connected directly with the optical
isolator. The wire with the microtip is mounted close to
the well cleaved fiber end of the coupler. The signal photo-
diode (Fig. 1) detects the interference of the light reflected
from the interferometer fiber end and from the microscope
wire.
To obtain high resolution and high fringe visibility the in-
terferometer light source is supplied using a high-precision
current source built specifically for this purpose, which
ensures the stability of the current supply in the range
of 50 ppm. The temperature of the laser is controlled by
a Peltier cooler with the stability of 10 mK. We tested the
interferometer sensitivity by changing the distance between
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the wire and the interferometer fiber and simultaneously
recording the interferometric fringes. If the amplitude of
the fiber movement is bigger than λ /4 we observe the pat-
tern shown in the Fig. 2.
Fig. 1. Tip oscillation detection setup – optical fiber interferom-
eter diagram.
Fig. 2. Interferometric signal (thin line) versus tip movement
(thick line).
The sensitivity of the developed interferometer may be ob-
tained from the slope of the recorded signal – in our design
we obtain the sensitivity 2 mV/nm. It should be noted that
the distance between the interferometer fiber and the wire
with the microtip must be adjusted using a piezoactuator,
so that the working point is placed on the linear part of
the slope. Our instrument reaches the resolution of 0.1 nm
over a 100 Hz bandwidth.
The scanning tip is connected to a I/U converter built
specifically for this purpose. The converter is placed next
to the measuring head. Dielectric-insulation precision op-
erational amplifier OPA111 was used as the main part of
the converter. The I/U converter is connected to the am-
plifying/biasing module which may be controlled either re-
motely (scanning software) or manually.
The process controlling procedure is an integral part of
the Topo-Scan program, which is used for scanning pro-
cess control. The procedure was developed at the Labo-
ratory of Scanning Probe Microscopy, Nanostructures and
Nanometrology. The process data are placed in a .txt file
and may be easily modified using, i.e., a standard word
processor. The following parameters are available: X , Y are
the start/stop point coordinates, t1 – in-point waiting time,
t2 – tip moving time-constant, and U – voltage applied to
the tip.
3. Experiment
In our experiments we used tungsten wires etched electro-
chemically (Fig. 3). The diameter of the tungsten tip was
120 µm and the length varied from 5 to 7 mm, which cor-
responds to the wire spring constant ranging from 1 N/m
to 3 N/m.
Fig. 3. SEM photo of a tungsten tip.
Fig. 4. Approach curves of the shear-force microscope.
The application of weaker wires enables detection of
smaller forces but the scanning process is more time con-
suming and sensitive to acoustical disturbances.
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The tip-sample distance is controlled using the shear-force
detection method. When the tip approaches the surface-
oscillation amplitude decreases and phase shift appears
(Fig. 4). Highly accurate control of the tip-sample dis-
tance is possible when lock-in signal detection from the
interferometer is used.
The emission-current module was tested using a sample of
gold deposited on a glass substrate. The emission curve was
measured for both bias polarizations. There is a clearly vis-
ible difference between the tip-emission surface-emission
curves (Fig. 5). This setup offers a possibility to investi-
gate local electrical material properties and correlate them
with the surface topography [15].
Local oxidation was performed in the constant voltage
mode. In contrast to the pulse mode – in the presented case
Fig. 5. Field emission current measured on gold film versus
tip-sample voltage.
Fig. 6. Surface before process.
Fig. 7. Surface after process (Step 1).
Fig. 8. Surface after process (Step 2).
the voltage was applied and the scanning tip was moved be-
tween the start and stop points.
Silicon surface was used for local anodisation. The pro-
cess was performed in ambient conditions (air temp. 21◦C
and RH 42%).
The experiment was performed in five steps:
– scanning topography before the process (Fig. 6);
– process 1 (two lines: vertical and slanted line speed:
0.5 µm/s and 1.5 µm/s respectively, applied volt-
age 5 V);
– scanning topography after 1st process step (Fig. 7);
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– process 1 (two parallel, slanted lines speed: 1.5 µm/s,
applied voltage 5 V);
– scanning topography after 2nd process step (Fig. 8).
The obtained structures are typically 160 nm full width at
half maximum (FWHM) and 5 nm high.
4. Summary
In this paper we presented experiments concerning the de-
velopment and applications of SHFM based method for
fabrication of nanostructures.
The major advantages of the described setup are low cost,
possibility of handling very soft samples, and investigations
of electrical surface parameters using the conductive tip.
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Abstract—This paper reports a test structure for characteri-
zation of a new technology combining a standard CMOS pro-
cess with pixel detector manufacturing technique. These pro-
cesses are combined on a single thick-film SOI wafer. Prelim-
inary results of the measurements performed on both MOS
SOI transistors and dedicated SOI test structures are de-
scribed in detail.
Keywords— SOI CMOS technology, pixel detector, test struc-
ture.
1. Introduction
In typical silicon-on-insulator (SOI) technologies a thick
substrate acts only as a mechanical support for the active
silicon film. However in the specific application concerning
the SUCIMA (Silicon Ultra Fast Camera for Electron and
Gamma Sources in Medical Applications) project [1], the
low-doped substrate detects ionized particles. This sensor
is monolithically coupled to the readout electronics manu-
factured in the SOI device layer over the BOX (buried ox-
ide) layer (Fig. 1). This is a solution unique in the world.
Fig. 1. A cross-section of a SOI pixel sensor.
So far sensors of ionizing radiation have not been fabricated
on SOI wafers.
This challenging task requires a new technology of sili-
con processing at both sides of BOX layer [2, 3]. Interac-
tions between these processes must be carefully taken into
account. The following critical requirements for a sequence
of individual operations can be mentioned:
– dielectric layers, doping profiles and junctions depths
in the silicon body must be optimized for proper op-
eration of read-out electronics;
– p+-n pixel junctions should be shallow, because low-
energy beta radiation must be detected;
– high quality of the substrate silicon, i.e. minority
carrier life-time on the order of milliseconds, must
not be degraded;
– metallization paths between pixel junctions (in deep
cavities) and read-out electronics must be reliable.
A TSSOI test structure has been prepared and fabricated for
development and characterization of the new technology,
as well as for validation of the design. In this paper the
individual elements implemented in the TSSOI structure
will be described. Preliminary results of measurements of
the test elements will be discussed.
2. Test structure specification
The TSSOI structure consists of two parts, namely
a process-characterization substructure and a functional
substructure. The process-characterization substructure of
the TSSOI chip contains standard devices like resistors, ca-
pacitors, diodes, transistors and chains of contacts. More-
over, several special devices have been implemented. These
are MOSFET arrays for threshold voltage variation mea-
surements, and devices for the investigation of the influence
of body contact configuration (layout) on the quality of the
bias applied to the body of SOI MOSFETs. The func-
tional substructure of the TSSOI structure contains sets
of dedicated MOS transistors and numerous special de-
vices. These are current mirrors dedicated to the mismatch
measurements, devices dedicated to the capacitor mismatch
measurements, specialized amplifying stages and read-out
matrices. The two substructures of the TSSOI chip men-
tioned above are described in the next section.
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2.1. Test elements for process characterization
The process-characterization substructure of the TSSOI
chip was developed for the following purposes:
– extraction of parameters of SOI MOSFETs and other
device models for SPICE-type simulator;
– characterization of SOI CMOS process;
– monitoring of quality and reliability of Metal1 and
Metal2 connecting paths.
This substructure covers an area of 6.5×4.0 mm2. It con-
sists of 500× 800 µm2 modules, arranged in 5 rows and
13 columns. A 2× 4 probe pad array is used through-
out the chip for the purpose of automatic and/or manual
testing. The size of several test modules exceeds the stan-
dard area of 500× 800 µm2. There are 46 probe pad ar-
rays (i.e., 46 test modules) in the process-characterization
vehicle.
The process-characterization substructure contains transis-
tors with very long, very wide and standard-size channels,
sets of diffused p+-n junctions, poly-Si and p well resistors,
capacitors with different area/perimeter ratios and different
dielectric layers. A more detailed description of these mod-
ules is presented below.
2.1.1. Standard MOSFET arrays
These modules are illustrated in Fig. 2. There are two
arrays of the so-called medium-size n- and p-channel
MOSFETs. There are also another two arrays containing
standard-size n- and p-channel devices, as well as devices
with dimensions more critical from the point of view of the
Institute of Electron Technology (IET) line.
The first set of wide-enough and long-enough transis-
tors is used to extract the parameters of the DC models
of standard wide- and long-channel transistors (threshold
voltage VTO, substrate doping concentration NSUB, body
factor GAMMA, Fermi voltage PHI) [4]. This set may also
be used for the estimation of the variations of device di-
mensions LD (total channel shortening) and DW (channel
narrowing) due to the limitations of the fabrication process
(e.g., lithography). Standard DC parameters are extracted
from transistor I-V characteristics, whereas LD and DW pa-
rameters are extracted through a comparison of I-V data
obtained from devices with different dimensions.
Standard-size devices found in the second array are used
for the extraction of DC model parameters of shorter tran-
sistors that are to be used in read-out electronics of the
pixel detector in the SUCIMA project. These parameters
include carriers mobility parameters (UO, UEXP, UCRIT),
saturation velocity of carriers VMAX and several other pa-
rameters describing second-order effects. These parameters
are estimated using the I-V characteristics of standard-size
transistors [4]. The second array contains also devices of
critical sizes. Electrical characteristics of these devices are
Fig. 2. A layout of n-channel MOSFET arrays used to extract
DC model parameters; numbers following the drain pad symbol
are channel dimensions (in micrometers).
used mainly for the improvement of devices performance
in the presence of strong electric field.
2.1.2. Arrays of very wide and very long MOSFETs
The layout of the array of very wide MOSFETs is pre-
sented in Fig. 3. These transistors are used mainly for the
extraction of the fringing gate-source (CGSO) and gate-
drain (CGDO) capacitances. Moreover, they may be used
for the estimation of gate oxide thickness (TOX) and/or
gate oxide capacitance per unit area (COX). Also the chan-
nel shortening LD can be estimated using C-V data of these
devices. The CGSO and CGDO parameters are extracted
from the C-V characteristics in accumulation. The proce-
dure of the extraction of the parameters mentioned above is
based on a comparison of C-V data obtained from devices
with different gates widths [5].
Very long MOSFETs have no source and drain areas, there-
fore they are capacitors. They are used to extract the fring-
ing gate-substrate (CGBO) capacitance. Moreover, they
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Fig. 3. A layout of wide n-channel MOSFETs array used for
extraction of fringing capacitances CGSO, CGDO; the layout of
p-channel MOSFETs is analogous.
may be used to estimate the values of TOX and channel nar-
rowing DW. The CGBO parameter may be extracted from
the C-V characteristics in inversion. COX and DW parame-
ters may be obtained through a comparison of C-V data
in accumulation and weak inversion obtained from de-
vices with different dimensions. The extraction procedure is
based on a comparison of C-V data obtained from devices
with different gate lengths.
2.1.3. MOSFET arrays for the estimation of threshold
voltage variations
The TSSOI structure contains also a set of twelve mod-
ules of n- and p-channel MOSFETs for the estimation of
the threshold voltage mismatch. It is important to keep
the value of this mismatch low, particularly for analog
applications of MOS transistors. Each of these modules
Fig. 4. The layout of one cell of p-channel MOSFETs for esti-
mation of threshold voltage mismatch and its dependence on gate
area.
contains four transistors of the same size placed very close
to one another and arranged in parallel, counterparallel and
perpendicular pairs (Fig. 4).
2.1.4. Cells for the estimation of the quality of the bias
applied to the body of a SOI MOSFET
In the case of partially-depleted and thick-film SOI MOS-
FETs parasitic effects like “kink-effect” may be avoided
if the silicon body is not floating. This solution requires
an additional body contact. It may be expected that the
position of this contact relative to the active part of the
body may be relevant for MOSFET operation. This may
be crucial particularly in the case of analog applications.
Fig. 5. The layout of one cell of p-channel MOSFETs for the
optimization of body bias.
In order to investigate this problem two dedicated modules
are included in the TSSOI structure (Fig. 5). They contain
5 n-channel MOSFETs with different p-well (body) contact
configurations, as well as 5 p-channel MOSFETs with simi-
lar body contact configurations. The gates of two transistors
are H-shaped. This will help to estimate the influence of
parasitic edge transistors on the device characteristics.
2.1.5. Resistor modules for the extraction of the param-
eters of resistive paths
The TSSOI structure includes three modules containing
sets of n+-diffused, p+-diffused and p-well resistors. These
modules enable the parameters of resistive paths to be ex-
tracted, such as sheet resistance Rs, contact resistance Rc
and width narrowing DW . These parameters can be ex-
tracted through a comparison of the resistance of resistors
with different dimensions.
2.1.6. Diode modules for the extraction of p-n junction
capacitance and leakage current parameters
Junctions p-n are extremely relevant for the operation of
CMOS circuits. They strongly influence MOSFET oper-
ation in weak-inversion, as well as small-signal and tran-
sient operation. Thus the extraction of leakage currents
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and capacitances of p-n junctions is important. The TSSOI
structure contains three modules consisting of square and
rectangle p well/n substrate, n+/p-well and p+/n-substrate
diodes. The layout of the modules is illustrated in Fig. 6.
Fig. 6. A layout of modules containing different diodes with two
area/perimeter ratios (W ×L = 260×260, 65×1040 µm2); they
may be used to extract p-n junction capacitances and the volume
and surface components of junction leakage.
A comparison of I-V and/or C-V characteristics of diodes
with different dimension allows bulk and edge components
of the considered parameter to be extracted. This may be
very useful for the characterization and improvement of
technology. It is also necessary for the proper extraction of
p-n junction capacitance parameters for the SPICE simula-
tor (CJ, MJ, PB, CJSW, MJSW).
2.1.7. Capacitor modules for the extraction of interlayer
capacitances
The TSSOI structure contains a set of modules for the
characterization of dielectric layers. The following ca-
pacitors (layout is the same as in the case of p-n junc-
tions – see Fig. 6) are included in the structure:
– poly-Si/FOX/n-substrate, poly-Si/FOX/p-well,
– poly-Si/TOX/n-substrate, poly-Si/TOX/p-well,
– Metal1/FOX/n-substrate, Metal1/FOX/p-well,
– Metal1/DOX/poly-Si, Metal1/DOX/n-substrate,
– Metal2/DOX/Metal1.
where: TOX – thin (gate) oxide, FOX – field oxide, DOX –
deposited (passivation) oxide.
The comparison of C-V data for capacitors of different di-
mensions allows vertical and lateral components of capac-
itances to be extracted. This may be important for the
estimation of dielectric layer quality.
2.1.8. Modules for monitoring reliability of Metal1 and
Metal2 conducting lines
The TSSOI structure contains a set of modules for moni-
toring of levels 1 and 2 (Metal1 and Metal2, respectively)
of conducting metal lines, as well as vias between them.
These modules consist of the following structures:
– a series of crossovers of Metal1 strip on poly-Si
strips,
– a series of crossovers of Metal2 strip on Metal1and
poly-Si strips,
– a series of double crossovers of Metal2 strip on
Metal1 and poly-Si strip pairs drawn in accordance
or violation of the design rules,
– a series of crossovers of Metal2 on Metal1 and
poly-Si strip sandwich,
– a chain of VIA contact windows,
– chains of Metal1/p+ and Metal1/n+ contact windows,
– chains of Metal1/poly-Si(p+) and Metal1/poly-Si(n+)
contact windows.
2.1.9. Modules for characterization of pixel p-n junc-
tions and monitoring of contact reliability
The TSSOI structure contains modules for characterization
of detector p-n junctions and for monitoring the reliabil-
ity of contacts to these junctions. These modules are very
important, when p-n junctions are to be formed in high-
resistivity substrates below buried oxide layer, in deep cav-
ities (see Fig. 1). Pixel properties and reliability of the
connections are extremely important for detector operation.
The structure contains the following modules for monitor-
ing of contact reliability:
– a chain of contact windows for pixel detectors,
– a Metal1 serpentine over extremely deep detector
contact windows.
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These test elements as well as the elements mentioned
above are very important as a tool for the diagnostics of
conducting path reliability in the IET laboratory.
The structure contains also a module for the extraction of
pixel p-n junction parameters in deep cavities. The mod-
ule consists of 2 detector diodes of different area/perimeter
ratios. A comparison of the I-V characteristics of these
diodes is necessary for the extraction of lateral and verti-
cal components of p-n junction current and thus for pixel
characterization.
2.2. Test elements for verification of front-end
electronics operation (functional substructure)
The functional test structure contains numerous elements.
The main part consists of functional blocks that are de-
scribed below. Among other devices they include sev-
eral modules with individual MOSFETs (also with different
body contact layout).
2.2.1. Blocks for mismatch measurements
The test structure includes two modules that are dedicated
to the measurements of mismatch in the devices fabricated
using SOI technology. The first one is a large set of PMOS
and NMOS current mirrors (Fig. 7). In this unit some of
the current mirrors have the transistors with the dimen-
sions nominally exactly the same. As the consequence, the
threshold voltage mismatch of the transistors can be evalu-
ated by measuring the output currents Iout for a fixed value
of the injected current Iinj. Additionally, this unit makes
it possible to compare the output currents from transistors
with the same W/L ratio but different dimensions and to
observe the short channel effect in current sources.
Fig. 7. Threshold voltage mismatch measurement in current
mirrors unit.
The next module is dedicated to the measurements of ca-
pacitance mismatch. The designed test circuit allowing ca-
pacitance ratios to be measured consists of a couple of two
capacitors (CX and CY ) that are nominally identical and
a source follower.
The principle of capacitance mismatch measurements using
this circuit is presented in Fig. 8. First the output signal
is measured at the X pin connected to the signal generator
and the Y pin grounded. The obtained value SX is pro-
portional to CX/(CX +CY +Cp), where Cp is a parasitic
capacitance. Next the same procedure is performed while
the Y pin is connected to the signal generator and the X pin
is grounded. This time the output signal value SY is pro-
portional to CY /(CX +CY +Cp). Hence the ratio of SX over
SY signals is equal to the ratio of CX over CY capacitances
and does not depend on the input parasitic capacitance of
the source follower.
Fig. 8. Module and principle of capacitance mismatch measure-
ments.
The next module of the test structure – two matrices of
precise ratio capacitors – may be measured in a similar
way. Apart from capacitance mismatch measurements, two
different kinds of capacitors (Metal1-Metal2 and polySi-
Metal1) may be compared using this module.
2.2.2. Blocks of amplifying stages
The block includes three simple amplifying stages: two
common source OS stages and one cascode OS-OG stage.
The layouts and schematics of those circuits are presented
in Fig. 9. This part of the test chip not only allows
the behavior of the new technology to be observed in an
analog application, but also makes it possible to compare
the measurement results with simulations.
2.2.3. Blocks with digital cells
Several basic digital gates and data flip-flops with asyn-
chronous reset are implemented in the test structure
(Fig. 10). Such important parameters, as rising and falling
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Fig. 9. Schematic layouts of amplifying stages: (a) OS; (b) OS-
OG.
Fig. 10. Layouts of digital cells: (a) NAND, NOR gates; (b) data
flip-flop cell.
Fig. 11. Measured I-V characteristics of (a) n- and (b) p-channel
MOSFETs (dots) and those simulated using SPICE LEVEL = 2
MOSFET model after parameters extraction (solid line).
times, propagation times, noise margins and other ones may
be measured using these cells and compared with the sim-
ulation results. These measurements will also enable the
maximum readout speed to be estimated for the readout
electronics and the optimum bias voltage to be found for
the digital circuits used in the SUCIMA project.
3. Measurements
In this section selected results of the measurements of in-
dividual transistors and functional blocks are shown.
The I-V characteristics of MOSFETs have been measured
using both manual and semi-automatic probe-stations [6]
combined with the METRICS software. Next the measured
I-V characteristics were used to extract SPICE model pa-
rameters [4]. The results are shown in Fig. 11. Moreover,
measurements of the functional blocks have been carried
out. Certain results are shown in Figs. 12 and 13. These
preliminary results suggest that the functional blocks work
Fig. 12. Matching properties of the NMOS transistor with the
dimensions of 50 µm/10 µm: (a) normalized output current at
different wafer locations; (b) normal fit of measured current val-
ues – the current deviations between different structures on the
same wafer are ca. 1% of the average value.
properly. The uniformity of the electrical parameters within
wafers is satisfactory and proves that the technology under
test is mature.
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Fig. 13. Transfer characteristics and supply currents of different
digital cells: inverter (a); digital buffer (b).
4. Conclusion
The TSSOI test structure is a versatile tool for future opti-
mization of SOI-based pixel detectors. The proposed set of
devices provides a basis for detailed studies of both process
sequence and design.
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Paper Silicon TCD for the methane
and carbon monoxide detection
Jan M. Łysko, Bogdan Latecki, Marek Nikodem, Marianna Górska, Jerzy Mróz,
and Marcin Małachowski
Abstract— Analytical model, design principles, technology
and test results concerning a thermal conductivity detector
(TCD) are presented. Prototype TCD units fabricated us-
ing the standard silicon IC VLSI and MEMS techniques are
reported. The detectors are integrated with gas separation
columns and micro-valve dosing systems. Initial tests were
carried out in a gas mixture containing methane, carbon
monoxide, oxygen, hydrogen and nitrogen.
Keywords— detector, silicon, gas mixture.
1. Introduction
Thermal conductivity detector (TCD) prototype units were
designed and fabricated within the framework of the mi-
cro total analysis systems (µTAS) project, which is fo-
cused on the hazardous gas chemical detection-recognition
in the coal-mine atmosphere. The device consists of two
elements – silicon chip and glass plate, which are bonded
together. At the silicon-to-glass interface there are two par-
allel capillary channels with a system of Pt resistors over-
hanged across them. There are also four external gas tub-
ing connections to the channels outlets at the device edges.
Resistors are connected into a Wheatstone bridge. One
channel is used for the test mixture flow, while the second
one for the reference flow of pure helium. Changes of the
thermodynamic parameters of the gas mixture affect the
resistor temperature and the temperature profile along the
TCD channel. The most advantageous features of the pre-
sented device are low geometrical dimensions of thin film
resistors and extremely low thermal capacity, which makes
the device very sensitive and its response fast.
2. Model
The performance of a TCD unit may be analyzed using
a very simple mathematical model. Sufficiently good re-
sults were obtained with the model deriveded from the one
previously described by Koch et al. [1–3]. The differential
Eq. (1) of the thermodynamic equilibrium:
d(P−Q)
dx = λ f A
d2T
dx2 = ρ f c f Av
dT
dx −2λ f
ly
lz
T (1)
was solved with several simplifying assumptions and nec-
essary boundary conditions.
The final Eqs. (2–6) of the model enable fast and easy
PC calculations of the temperature distribution along
the TCD channel for the given conditions:
T1(x) = TR exp
(
χ1(x+L)
)
(x <−L) , (2)
T2(x) = TR (−L < x < L) , (3)
T3(x) = TR exp
(
χ2(x−L)
)
(x > L) , (4)
χ1/2 =
1
2lzAλ f
(
lzvAc f ρ f ±
√
lzA
(
lzv2c2f ρ2f A+8lyλ 2f
))
,
(5)
TR =
lz
( I2ρmetnl2y
Amet
+4λmetAmetTB
)
λ f lylzAχ1−λ f lylzAχ2 +4λ f l2y L+4λmetAmet lz
. (6)
Parameters applied in the analytical equation model: T –
temperature, TB – ambient temperature, TR – resistor tem-
perature, P – electrical power delivered to the resistor,
Q – power loses caused by resistor thermal conduction,
I – resistor current, n – number of the resistor meanders,
w – resistor path width, g – resistor path thickness, s – sep-
aration between the resistor meanders, Amet – resistor cross
section area = wg, 2L – resistor total width = nw+(n−1)s,
ρmet – metal resistivity, λmet – metal thermal conductiv-
ity, v – gas flow, ly – channel width, lz – channel depth,
A – channel cross section area = 2lylz, λ f – gas thermal
conductivity, c f – gas thermal capacity, ρ f – gas specific
density.
3. Design and technology
The TCD unit consist of two elements: a silicon chip
(15 mm × 15 mm × 380 µm) and a glass plate (15 mm ×
15 mm × 2 mm) [4–6]. The glass plate has two parallel
grooves (600 µm × 600 µm × 15 mm) formed with the
diamond-disc milling technique. Silicon chips were fabri-
cated in a standard CMOS IC technological facility using
several non-standard MEMS techniques. Thin film Pt re-
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sistors were patterned with the lift-off technique coupled
with the application of negative photoresist (Figs. 1 and 2).
After the silicon wafer dicing step, TCD chips had to
come back to the “clean room” for the final chemical
crystal anisotropic etching step. PECVD Si3N4/SiO2 lay-
ers over the silicon substrate are sufficiently resistant to
Fig. 1. Fragment of the TCD mask layout.
Fig. 2. Pt resistors before the channel photolithography and
etching steps.
withstand the etching step in TMAH (tetra methyl ammo-
nium hydroxide and water, N(CH3)4OH + H2O) solution
at 85◦C for 200 minutes. During this etching step Pt re-
Fig. 3. Pt resistors after the channel photolithography and etching
steps.
sistors were laterally under-etched and suspended over
the 400-µm wide and 100-µm deep grooves (Fig. 3). Fi-
nally, the silicon chip and the glass plate were aligned and
bonded together.
4. Results
Thermal conductivity detector units were tested as ele-
ments of a micro total gas analysis system (Figs. 4 and 5).
The resistors were connected to form a fully active Wheat-
stone bridge, which was operated in the cooling mode. One
pair of the resistors, located at the opposite bridge posi-
tions, was cooled by the pure carrier gas (helium) flow-
Fig. 4. TCD unit in the micro total analysis system.
ing through the reference channel. The other pair of the
resistors was placed inside the stream of the carrier gas
containing separated components of the gas mixture un-
der test, flowing through the second TCD channel. The
Wheatstone bridge was supplied from a standard battery
source 9 V DC.
Fig. 5. TCD unit in the open package.
The following gas mixture of typical components of
a coal-mine atmosphere has been used in the TCD tests:
20% CH4, 8% CO, 15% O2, 4% H2, 55% N2. The first
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Fig. 6. TCD UOUT (t) plot in conditions of 26 cm/s (1.2 ml/min)
carrier gas flow, upper line – sample injection, lower line
TCD response: [O2] peak 45 mV ≈ 50 s from the injection,
[N2] peak 60 mV ≈ 60 s from the injection, [CH4] peak
10 mV ≈ 80 s from the injection, [CO] peak 5 mV ≈ 155 s from
the injection.
experiment (Fig. 6) has been carried out with the he-
lium carrier gas flow of 26 cm/s (1.2 ml/min). The ref-
erence flow rate chosen for the second experiment (Fig. 7)
was 60 cm/s (2.8 ml/min). The output voltages of the
Wheatstone bridge were plotted as a function of time. The
horizontal axis scale was 20 s/div, while that of the ver-
tical axis 20 mV DC/div. Pneumatically activated micro-
valve dosing system has been used for precise sample vol-
ume injection into the carrier gas stream – in both exper-
iments 14 µl volume samples were used. The outlet of
the dosing system was connected with the capillary sep-
Fig. 7. TCD UOUT (t) plot in conditions of 60 cm/s (2.8 ml/min)
carrier gas flow, upper line – sample injection, lower line
TCD response: [O2] peak 60 mV ≈ 25 s from the injection,
[N2] peak 80 mV ≈ 30 s from the injection, [CH4] peak
10 mV ≈ 40 s from the injection, [CO] peak 5 mV ≈ 80 s from
the injection.
aration column several meters long. Inside this column
the gas mixture sample was diluted in the helium carrier
gas and separated into the individual components, which
were diluted in the carrier gas only. Every chemical com-
ponent requires a specific time period to pass the sepa-
ration column and reach the detector. It depends mainly
on the carrier gas velocity and the internal surface coating
of the capillary. Under stable thermodynamic stable the
timing between the sample injection and electrical sig-
nals is used for the chemical identification of the mixture
composition. The column, the tubing and the internal di-
ameters of the TCD channel have to be very close to reduce
gas stream disturbances and flow resistance.
A change in the chemical composition of the gas inside
the TCD channel affects the thermodynamic properties
of the system (mixture thermal conductivity, thermal ca-
pacity, specific density). The detector transforms these
changes into a temperature profile shift along the TCD
channel axis. In the cooling mode, decreased/increased
heat transfer from the resistor to the gas stream results in
an in-creased/decreased resistor temperature. The resultant
material resistivity changes are registered by the Wheat-
stone bridge output voltage ∆UOUT .
5. Conclusions
Thermal conductivity detector devices were successfully
designed and fabricated. Test results in a well defined gas
mixture of hazardous components of a coal-mine atmo-
sphere were satisfactory. Further improvements of device
sensitivity are possible if the Wheatstone bridge supply
voltage is increased and the geometrical dimensions of
the resistors are reduced. Using poly-Si resistors doped
with P, As or B insted of Pt resistors seems to be a very
promising idea seems to be implementation instead of
the Pt resistors, because the latter ones are supposed to
be chemically active in contact with the hydrocarbons.
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Paper Gas micro-flow-metering
with the in-channel Pt resistors
Jan M. Łysko, Bogdan Latecki, and Marek Nikodem
Abstract— Standard thermo-conductive gas flow meters have
the side-channel integrated with the temperature detector and
heater coils, both winded around the tube. This design suf-
fers from a high thermal capacity, reduced sensitivity in the
lower limit flow range, high thermal inertia, long response
time and necessity to amplify electronically the output signal.
The newly designed TCD detector can be applied as a precise
gas flow meter. To identify the composition of the unknown
gas, the TCD unit requires a connection to the separation col-
umn, application of the reference channel and highly stable
flow rate regulator. To measure flow rates, the same TCD
unit requires only one flow channel application, with active
resistors inside it, and a definition of the gas type. In this
work principles of the TCD design, technology and flow rate
sensitivity tests are presented.
Keywords— detector, silicon, gas, flow, thermo-conductivity.
1. Introduction
The thermal conductivity detector (TCD) unit was designed
and fabricated for applications related to systems of multi-
component gas mixture detection [1–4]. TCD performance
requires initial separation of the gas mixture components,
stable carrier gas flow rate and two parallel flow channels
of highly symmetrical geometry. This device can also be
used as a precise gas flow meter. In this mode the gas type
has to be determined. The most advantageous feature of
the presented device is the location of the resistors inside
flow channels and highly reduced geometrical dimensions
of metal paths. Resistors were patterned in a thin layer
Pt/Cr sandwich by means of an advanced microelectronics
technology. Direct contact between the resistors and the
investigated gas, as well as extremely low thermal capacity
of the resistors, improve sensitivity, output signal level and
response time.
2. Design
The TCD unit was designed (Fig. 1) and fabricated with
the application of standard microelectronics CAD software,
tools and technology, supplemented by several technolog-
ical steps that are typical of silicon MEMS [2–4]. The
resistors were patterned using the Pt/Cr lift-off technique
on a silicon substrate covered by PECVD SiO2/Si3N4 lay-
ers. Grooves were etched in a (100) silicon substrate in
a TMAH + water solution, with the SiO2/Si3N4 layers serv-
ing as the etching mask. The TCD unit consists of a glass
plate with parallel groves milled with a diamond-disk blade.
During the alignment and bonding of the silicon chip and
the glass plate, horizontal flow channels were formed at
the silicon-glass interface. Flow-channel openings at the
opposite edges of TCD were connected to the external
gas tubing. The application of microelectronics technology
Fig. 1. TCD mask layout.
resulted in low dimensions of the device elements, symme-
try, repeatability of physical and geometrical parameters,
as well as the satisfactory yield of correctly manufactured
device chips.
3. Technology
The most critical steps of the process of TCD silicon chip
fabrication are lithography of Pt resistors and groove etch-
ing. Resistors were formed on a 3-inch, (100) Si wafer
covered with SiO2/Si3N4 PECVD layers. Lift-off technique
and negative ma-N-1420 resist were used to pattern metal
(4000 A˚ Cr/Pt layer) paths. A chromium pad of 50 A˚ is
used to improve the adhesion of metal paths to silicon ni-
tride. Grooves in the silicon substrate were defined by the
next photolithography mask. The mask contained multi-
ple shapes oriented in the directions [0 1 1] and [0 1 1]
and located between the resistor paths. Mask shapes were
etched first in the silicon nitride and silicon dioxide lay-
ers (Fig. 2a). After resist removal, wafers were diced into
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Fig. 2. Schematic drawings of the TCD chip cross section:
(a) after the dielectric layer and Pt layer deposition, photolitogra-
phy of the Pt resistor and photolitography of the channel; (b) ini-
tialization of the silicon substrate anisotropic etching; (c) final
silicon chip with the resistor paths suspended accross the chan-
nel; (d) after silicon-to-glass anodic bonding step.
individual TCD silicon chips and these chips were sub-
jected to anisotropic etching of the Si substrate through
the windows opened previously in the double-layer dielec-
tric mask (Fig. 2b). TMAH (tetra methyl ammonium hy-
droxide and water, N(CH3)4OH + H2O) solution was used
at 85◦C. The duration of the etching process was 200 min-
utes. During this step SiO2/Si3N4 mask layers were later-
ally under-etched and Pt resistors were suspended over the
edges of grooves (Fig. 2c). Groove final dimensions are:
width – 400 µm, depth – 100 µm, length – 15 mm. The
side-walls correspond to the (111) crystal planes (Fig. 3).
High lateral etch rate under the mask edge is caused by the
presence of convex corners and high index crystal planes.
Suspended resistors are extremely delicate, therefore even
the steps of DI water rinsing and drying require special
Fig. 3. SEM of a TCD silicon chip in the groove edge region.
Lateral etch range in the direction [111] is 23 µm.
Fig. 4. TCD unit in an open package.
procedures to avoid mechanical damage. The glass plate
was aligned and bonded with the silicon chip (Fig. 2d) and
placed on the IC package platform. Channel outlets were
connected to the external gas tubing and electrical wire
connections were made between the TCD bonding pads
and package pins (Fig. 4).
4. Results
Newly designed and fabricated TCD detectors are sensitive
both to the gas flow velocity changes and gas mixture com-
position. In the chemical detection mode gas flow velocity
should be very stable and each instability has to be com-
pensated by the application of the reference flow channel.
In the flow meter mode the gas type should be determined.
Static, as well as dynamic, tests were done with the ni-
trogen gas and flow and electrical system set-up shown
in Fig. 5.
Tests were done using a Keithley KPCI-3108 Series PCI
Bus Data Acquisition Board and LabView 6.1 software in-
stalled on a standard PC. Two TCD units were used for dy-
namic tests – one of them was active, the second one was
electrically passive and served to establish the same gas
flow resistance, which is important for the gas flow switch-
ing. The active TCD unit was powered by a 8 V
(DC) battery
source. Flow switching from one channel to another was
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performed with an electrically activated Humphrey valve
of the MINI MYTE 41E1 type. A Tylan FC-260 mass flow
controller was used as the reference, supported by an addi-
tional precise regulator.
Flow resistance versus flow rate characteristics are pre-
sented in Fig. 6. Points around the 0 ml/min value are
Fig. 5. Flow and electrical system used for static and dynamic
tests of TCDs.
Fig. 6. Flow resistance of a TCD as a function of flow rate.
Fig. 7. Static UOUT as a function of nitrogen flow rate.
distributed in a slightly non-symmetric way. This can be
explained by the non-symmetric bending of the resistors
inside the channel (Fig. 3). The UOUT versus nitrogen
gas flow rate characteristics (Fig. 7) are nonlinear in the
0–50 ml/min range. Nonlinearity seems to be low and sen-
sitivity high in the flow region below 10 ml/min. It was
also observed that in the case of TCD outlet opened to
the ambient, the results close to 0 ml/min were disturbed
by the penetration of air into the detector flow channel,
and the resultant changes of the thermodynamic proper-
Fig. 8. Dynamic output of a TCD and a pressure sensor as a func-
tion of time. Switching of the nitrogen flow: 0→ 10→ 0 ml/min.
ties of the gas. Dynamic response times of the new TCD
were measured in comparison to those of a piezoresistive
pressure sensor (Fig. 8). Sampling frequency to analyze
both output signal slopes was 10 000/s for a 3 s period
test. Nitrogen flow was switched from 0 to 10 ml/min and
back. The pressure sensor and TCD required 26.6 ms and
46.3 ms to reach 0% → 90% ∆UOUT , respectively. Switch-
ing from 10 to 0 ml/min revealed slower response times of
the pressure sensor (66.6 ms) and slightly faster TCD ac-
tion (40.7 ms). Dynamic test results show that TCD units
are much faster than the classic flow meter devices.
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Abstract—Measurements of current drive in p-Si1−xGex
MOSFETs, with x = 0.7, 0.8 reveal an enhancement ratio of
over 2 times as compared to a Si device at an effective chan-
nel length of 0.55 µm. They also show a lower knee voltage
in the output I-V characteristics while retaining similar val-
ues of drain induced barrier lowering, subthreshold swing,
and off current for devices with a Sb punch-through stopper.
For the first time, we have quantitatively explained the low-
frequency noise reduction in metamorphic, high Ge content,
SiGe PMOSFETs compared to Si PMOSFETs.
Keywords— SiGe, metamorphic MOSFET, LF-noise, I-V, C-V,
effective hole mobility.
1. Introduction
Strained-Si NMOS and PMOS devices have made remark-
able strides in the last year or two and both IBM and In-
tel are developing full CMOS processes [1, 2]. On the
other hand, while there is particular advantage [3] to be
gained in increasing the performance of the p-channel cur-
rent drive, enhancements in this case have been less than
those in the area of n-channel. Sugii et al. [4], for exam-
ple, find a current drive enhancement ratio in the n-channel
of 1.7 compared to their Si control, but only 1.5 in the
p-channel, which is of particular relevance to the current
work. A strained Si1−xGex layer capped with strained Si
is an attractive alternative that offers higher effective hole
mobility than strained silicon only [5] while being also
compatible with a full N/P CMOS configuration. In this
work we report on PMOSFET devices containing strained
Si1−xGex channel with x = 0.7, 0.8 and the effective chan-
nel length of 0.55 µm. The devices have the maximum
effective hole mobilities in the range of 760–500 cm2/Vs
at a vertical effective fields Ee f f = 0.08−0.2 MV/cm, com-
pared to 170–130 cm2/Vs in bulk Si and 110 cm2/Vs in our
epitaxial Si control. This leads to a current drive enhance-
ment ratio of a factor of more than two whilst maintain-
ing short channel characteristics similar to those of the Si
control. The drain current is sub-linear in gate overdrive,
implying advantageous high lateral field transport.
The reduction of low-frequency (LF) noise is crucial for
achieving high performance in analogue Si-based MOSFET
devices [12]. One solution to this problem is via the incor-
poration of strained SiGe buried layers. Recently there have
been several contradictory reports concerning the LF-noise
properties of SiGe pseudomorphic FET devices [13–16].
The authors of [14,16] reported, for example, a decrease
of the normalised drain current noise power spectral den-
sity (NPSD) of pseudomorphic SiGe MOSFETs in com-
parison with Si controls, others reported an increase of
NPSD [12, 13]. LF-noise characteristics and mechanisms
of LF-noise reduction in buried channel p-SiGe metamor-
phic MOSFETs are described.
2. MOSFET fabrication
The MOSFETs fabricated on multilayer SiGe heterostruc-
tures grown by two epitaxial techniques are compared. The
first structure (Fig. 1) has a Si0.3Ge0.7 p-channel and was
Fig. 1. Schematic cross-section of p-Si0.3Ge0.7 MOSFET.
grown by solid-source molecular beam epitaxy (SS-MBE)
on an n-type (1 · 1015 cm−3) Si(001) wafer. It consist of
a 2.5 µm relaxed Si1−yGey virtual substrate (VS) linearly
graded to the final Ge composition y = 0.4, 500 nm of
Si0.6Ge0.4:Sb doped at 5 · 1017 cm−3 acting as a “punch-
through stopper” to avoid short channel effects, a 5 nm
Si0.6Ge0.4 spacer layer, a 9 nm compressively strained
Si0.3Ge0.7 channel, and 4 nm tensile-strained Si cap layer.
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Fig. 2. Schematic cross-section of p-Si0.2Ge0.8 MOSFET.
The second structure (Fig. 2) was grown by low energy
plasma enhanced CVD (LEPECVD) and differs in that the
VS terminates at y = 0.5, there is no punch through stop-
per and the p-channel is 7 nm of strained Si0.2Ge0.8. As
x−y = 0.3 in both structures the strain in the p-channel will
be the same. The PMOSFET devices were fabricated using
reduced thermal budget processing at 650◦C, to minimize
Ge out-diffusion from the strained Si1−xGex channel [7]
and to avoid Sb penetration to the channel, with 200 nm of
plasma enhanced CVD (PECVD) SiO2 deposited as a field
oxide. In the active transistor area the field oxide was re-
moved by wet chemical etching. After a cleaning step the
gate oxide on the first SS-MBE grown structure was de-
posited by remote plasma enhanced CVD (RPECVD) as
a 7 nm SiO2 layer at 300
◦C [18]. The gate oxide on the
second LEPECVD grown structure was 8.5 nm PECVD
deposited at 370◦C, followed by annealing in a N2O atmo-
sphere at 650◦C for 1 min. Source and drain contacts were
fabricated by BF2
+ implantation at 40 keV, with a dose
of 4·1015 cm−2 and activated at 650◦C for 30 s. The sur-
face of contact areas was etched for a short time to remove
impurities increasing contact resistance. Finally, the Al
gate and Ti/Pt/Au contact metallization were evaporated.
The second p-Si0.2Ge0.8(2) device of Table 1 was made
using the same process as for MBE-grown p-Si0.3Ge0.7 de-
vice [5], but the thickness of the SiO2 layer is 11 nm.
The p-Si MOSFET devices were fabricated on SS-MBE
grown 100 nm Si epilayer, grown on n-type (1 ·1017 cm−3)
Table 1
Electrical and structural properties of 0.55 µm
p-Si0.3Ge0.7, p-Si0.2Ge0.8 and p-Si MOSFETs
Parameter Si Si0.3Ge0.7 Si0.2Ge0.8 Si0.2Ge0.8 (2)
SiO2 thickness [nm] 9 7 8.5 11
gm (sat) [mS/mm] 40 84 95 63
S [mV/decade] 85 95 130 200
VT H [V] –0.2 –0.84 –0.26 –0.95
ION /IOFF
[VDS =−50 mV]
106 106 2.5 ·103 2.5 ·103
ION /IOFF
[VDS =−3 V]
104 104 15 26
Si(001) wafers using a self-aligned gate process, with 9 nm
dry SiO2 thermally grown at 800
◦C for 120 min and 300 nm
p-type (5 ·1019 cm−3) poly-Si gate. The row of geometrical
gate lengths for all fabricated transistors was in the range
L = 0.4−50 µm with the same gate width W = 50 µm.
3. DC characteristics
Current-voltage (I-V ) and quasistatic capacitance-voltage
(C-V ) characteristics were measured using an Agilent
4156C parameter analyzer for all devices at a temperature
of 293 K (the basic parameters are given in Table 1). The
input I-V characteristics for the Si0.3Ge0.7 PMOSFET in
Fig. 3 show reduced drain induced barrier lowering (DIBL)
Fig. 3. Input I-V characteristics for p-Si0.3Ge0.7 MOSFET with
Le f f = 0.55 µm.
and an excellent subthreshold swing S = 95 mV/decade
at VDS = −50 mV, which demonstrates the efficiency
of the “punch-through stopper” for sub-micron MOSFET
operation. This device has an excellent ION/IOFF ratio
of 106 in the linear region (VDS = −50 mV) and in sat-
uration (VDS =−3 V) ION/IOFF ≈ 104. The threshold volt-
age VT H is -0.84 V at VDS =−50 mV.
The input I-V characteristics for the p-Si MOSFET are
shown in Fig. 4. In this case, the subthreshold swing is
85 mV/decade and ION/IOFF is 106 in the linear region
and 104 in saturation. The threshold voltage VT H is –0.2 V.
Comparison of these two devices shows the metamorphic
MOSFET is operating in an acceptable way and provides
a competitive device at this technology node. The slight
increase in S in the p-Si0.3Ge0.7 device can be completely
accounted for by the added capacitance of the strained Si
overlayer.
The electrical characteristics of the p-Si0.2Ge0.8 MOS-
FET, which does not have a punch through stopper, are
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Fig. 4. Input I-V characteristics for p-Si MOSFET with Le f f =
0.55 µm.
Fig. 5. Output I-V characteristics of p-Si and p-Si0.3Ge0.7
MOSFET with Le f f = 0.55 µm at the same VG–VT H .
not as impressive. The subthreshold slope is increased
to 130 mV/decade and the device does not switch off
well resulting in a much reduced ION/IOFF ratio. This is
a consequence of the vertical architecture not being opti-
mised for sub-micron device operation rather than any in-
herent problem with the channel material, as will be seen
in the mobility measurements and output characteristics
below.
Fig. 6. Output I-V characteristics of p-Si and p-Si0.2Ge0.8 MOS-
FET with Le f f = 0.55 µm at the same VG–VT H .
Fig. 7. Kink effect on output I-V characteristics of p-Si0.3Ge0.7
at low temperatures T = 77 K.
The maximum transconductance in the saturation region
is gm = 84 and 95 mS/mm respectively compared to
40 mS/mm in the Si control. The maximum drain current
at VG−VT H =−2.5 V is 165 mA/mm for p-Si0.3Ge0.7 and
230 mA/mm for p-Si0.2Ge0.8.
The output I-V characteristics measured on both the
p-Si0.3Ge0.7 and p-Si0.2Ge0.8 MOSFETs are shown in Fig. 5
and Fig. 6, with comparisons to the p-Si device. Enhance-
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ment in the saturated drain current by a factor of 2.5–3
is clearly visible in the output I-V characteristics of the
Si0.3Ge0.7 PMOSFET (Fig. 5) at VDS =−2.5 V, in compar-
ison with the silicon control. Similar enhancement is seen
at all values of drain bias. For the Si0.2Ge0.8 PMOSFET
the enhancement factor in the normalised saturation drain
current is actually higher than for the Si0.3Ge0.7 PMOSFET
and is more than a factor of three above the control.
The I-V characteristics of the p-Si0.2Ge0.8(2) MOSFET are
similar to those of p-Si0.2Ge0.8 MOSFET and differ only
in slightly lower drain current values due to thicker gate
dielectric.
The self-heating effect, which is responsible for the mo-
bility degradation, threshold voltage lowering and nega-
tive differential conductance, was observed in all high Ge
content metamorphic SiGe MOSFETs with gate length be-
low 2 µm at high VDS. The “kink” effect (Fig. 7) was
clearly observed at low temperature (77 K) for devices with
a punch-through stopper (p-Si0.3Ge0.7). This is due to the
majority carriers generated by impact ionization that are
collected in the body and increase the body potential (lower
threshold voltage). For devices without a punch-through
stopper (p-Si0.2Ge0.8) the “kink” effect was not observed.
This behavior of our devices is similar to partially depleted
silicon-on-insulator (SOI) MOSFETs [10].
Fig. 8. Drain current ID (thick lines) and transconductance gm
(thin lines) versus gate voltage for p-Si0.3Ge0.7 (solid lines) and
p-Si (dashed lines) MOSFETs with effective gate length 0.55 µm
at room (T = 293 K) and nitrogen (T = 77 K) temperatures.
The low temperature measurements have been carried out
in liquid nitrogen (T = 77 K). The input I-V characteristics
for the p-Si0.3Ge0.7 MOSFET at T = 77 K in compari-
son with the characteristics obtained at room temperature
T = 293 K are shown in Fig. 8. The threshold voltage VT H
increases slightly with the temperature decreasing to 77 K.
The maximum transconductance gm and maximum drain
current ID in the linear regime increased 2.8 and 1.6 times,
respectively, at 77 K when compared to the correspond-
ing values measured at 293 K. The maximum transcon-
ductance gm and maximum drain current ID in saturation
increased 1.4 and 1.3 times, respectively, at 77 K when
compared to the respective values measured at 293 K.
The C-V characteristics were measured on devices with
gate length L = 50 µm and gate width W = 50 µm.
The p-Si0.2Ge0.8(2) MOSFETs with gate oxide thickness
of 11 nm operate at the gate voltage range −6 V≤VG ≤ 6 V
before breakdown. Figure 9 clearly shows that the Si cap
starts to fill with carriers only at a gate overdrive volt-
Fig. 9. High frequency split C-V characteristics for MOSFET
p-Si0.2Ge0.8(2) with effective gate length 50 µm at room temper-
ature 293 K (solid lines) and at liquid nitrogen temperature 77 K
(dashed lines).
age of 3.5 V. Very small changes in C-V curves measured
at 77 K and at 293 K indicate low level of impurities in
the heterostructure and low concentration of mobile charge
inside the gate dielectric.
The C-V characteristics for p-Si0.3Ge0.7 MOSFETs with
SiO2 thickness of 7 nm (Fig. 10) show that the Si cap
is not filled up to 2 V gate overdrive voltage. The oxide
breakdown limit for p-Si0.3Ge0.7 devices is around 4 V.
The depletion charge was extracted from quasistatic and
high frequency C-V characteristics [11]. Figure 11 shows
increasing of the depletion charge for p-Si0.3Ge0.7 het-
erostructure from the depth of 25 nm. The value of the
depletion charge is ∼ 3 · 1017 cm−3 at maximum. It cor-
responded to the n-type doped SiGe buffer layer of 15 nm
thickness that lays 5 nm beneath the channel. The de-
pletion charge curve is broken abruptly at the depth of
40 nm, which points to a limitation of the depletion ap-
proximation. The depletion regime is changed to the in-
version regime (holes accumulation) at this depth. No pe-
culiarity was observed on the depletion charge curves for
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Fig. 10. High frequency (solid line) and quasistatic (dots)
C-V characteristics for MOSFET p-Si0.3Ge0.7 with effective gate
length 50 µm at room temperature.
Fig. 11. Depletion charge profiles extracted from quasistatic and
high frequency C-V characteristics for p-Si0.3Ge0.7, p-Si0.2Ge0.8,
and p-Si0.2Ge0.8(2) heterostructures.
p-Si0.2Ge0.8 and p-Si0.2Ge0.8(2) MOSFETs. This indicates
that the under-channel area of these samples was not doped
or was doped with background donor concentration less
than 1 ·1016 cm−3. Also Fig. 11 shows lower impurity back-
ground of the p-Si0.2Ge0.8(2) heterostructure when com-
pared to the p-Si0.2Ge0.8 heterostructure.
The effective mobility µe f f (Fig. 12) has been determined
as a function of Ee f f on large area MOSFETs (gate width W
and length L both equal to 50 µm), from the input I-V at
low VDS =−50 mV and from quasistatic and high frequency
split C-V characteristics [11]. 1D Poisson-Schrodinger sim-
ulation was used to obtain correct sheet densities inside the
structure and recheck the parameters extracted from the de-
pletion approximation by fitting the measured C-V data.
Fig. 12. Effective mobility as a function of effective field for
p-Si0.3Ge0.7, p-Si0.2Ge0.8, p-Si0.2Ge0.8(2) and p-Si MOSFETs,
as well as universal curves for p-Si MOS and n-Si MOS after
S. Takagi [9].
The p-Si0.2Ge0.8(2) heterostructure has the highest mo-
bility 760 cm2V−1s−1 at the field Ee f f = 0.08 MV/cm
due to the lowest background of ionized impurities. On
the other hand, p-Si0.2Ge0.8(2) MOSFETs have the worst
subthreshold slope, that could be explained by MOS-
FET short channel effects due to the absence of n-type
“punch through” stopper (ionized impurities) underneath of
p-Si0.2Ge0.8 channel.
4. Low-frequency noise
Conventional MOSFET characterisation techniques, such
as the combination of I-V (current-voltage) and C-V (ca-
pacitance-voltage) measurements, are very problematic as
device size decreases down to the deep sub-µm (DS-µm)
scale. “Average per square” characteristic parameters ob-
tained from large-scale devices cannot be suitable for
DS-µm MOSFET analysis due to statistical uncertainty of
fabrication technology together with the importance of
mesoscopic quantum effects. Low-frequency noise measure-
ments could be a powerful diagnostic technique for DS-µm
MOSFET characterization in a wide range of device oper-
ation regimes [17]. Unfortunately, the commercially avail-
able current preamplifiers such as ITHACO-1211, SR-570,
EG&G-181 have been optimised only for limited ranges
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Fig. 13. Schematic of the current preamplifier with modular design and interchangeable first stage for LF-noise measurements.
of device input impedance and their conventional “all-in-
one” desktop design also introduces extra problems when
long cables are used to connect the equipment to the sam-
ple test fixture. To overcome all the above problems we
have used the optimised preamplifier modules as the first
stages for gate leakage and drain current noise measure-
ments of MOSFETs with input impedance 50 Ω–108 Ω
in the frequency range of 1.0 Hz–105 Hz. A three-box
modular design with interchangeable first stage preampli-
fiers (Fig. 13) was chosen to improve the reliability and to
reduce the influence of the connection cables on measure-
ment results. The best operational amplifiers (OAMPs) cur-
rently available with optimal voltage vn and current in noise,
AD549 (vn = 200 nV Hz−1/2, in = 0.15 fAHz−1/2), OPA637
(vn = 3.7 nVHz−1/2, in = 2.0 fAHz−1/2) and LT1028A
(vn = 0.85 nVHz−1/2, in = 1.0 pAHz−1/2) were used for the
first stage module at each of the three chosen impedance
ranges.
The LF-noise was measured using an HP 35670A dynamic
signal analyzer and the custom-made preamplifier described
above. Characteristics I-V and LF-noise were measured si-
multaneously to account for possible offset of the applied
gate voltage VG. All measurements were done on MOS-
FETs with a geometrical gate length of 1.0 µm (an effec-
tive gate length was extracted as 0.55 µm) and 10 µm in
an electrically shielded room at 293 K. The SiGe MOS-
FETs show enhancement in the drain current and transcon-
ductance at the same gate overdrive voltages in comparison
with p-Si devices. LF-noise has been measured in the linear
regime of the output I-V characteristics (VDS = −50 mV),
from the sub-threshold through weak to strong inversion
(VG −VT H from 0.5 to −3 V) of the input I-V, in a wide
range of drain-source conductance gd = ID/VDS.
Fig. 14. Normalized power spectral density of drain current fluc-
tuations as a function of frequency for p-Si0.3Ge0.7 , p-Si0.2Ge0.8
and p-Si MOSFETs.
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A typical normalized power spectral density (NPSD) SI /I2
of drain current fluctuations versus frequency in the
range 1–105 Hz is presented in Fig. 14. Flicker, 1/ f com-
ponent, at low frequencies and thermal noise at high fre-
quency range, dominate the spectra. In Fig. 14 the 1/ f noise
for the p-Si0.3Ge0.7 MOSFET is clearly seen to be over
three times lower than that for Si. We have not observed
a generation-recombination (GR) noise component at any
gate overdrive voltage. This is usually manifested as bumps
in the spectra. GR noise could appear in the spectra due to
Sb diffusion into the Si0.3Ge0.7 channel from the Sb-doped
“punch-through” stopper or the existence of deep levels in
the heterostructure. Thus we can confirm the absence of
these defects and contaminations after the full MOSFET
fabrication process.
The NPSD SID in the 1/ f region is described in terms of
carrier number fluctuations (CNF), correlated mobility fluc-
tuations (CMF) and source-drain series resistance fluctua-
tions (SDRF) [17]:
SID/I
2
D =
(
1+αµe f fC ID/gm
)2(gm
ID
)2
Sv f b +
(
ID
VDS
)2
SRSD ,
(1)
where α is the Coulomb scattering coefficient, µe f f is
the effective mobility, SV f b = SQit /(WLC
2
) with SQit be-
ing the interface charge spectral density per unit area, C is
the gate oxide capacitance Cox.
The flat band voltage spectral density is defined by [17]:
SV f b =
Q2kBT Nst
WLC2ox f γ
=
q2kBT λNt
WLC2ox f γ
, (2)
where f is the frequency, γ is the characteristic exponent
close to unity, kBT is the thermal energy, Nst is the density
of traps near the Si/SiO2 and/or Si/SiGe interface, λ is
the tunnel attenuation distance to Si cap and/or SiO2, and
Nt is the volumetric trap density in the Si cap and/or SiO2.
The spectral density of the source-drain series resistance
we defined by:
SRSD = αH SD
R2SD
f NSD
∼
R3SD
f
, (3)
where αH SD is the Hooge parameter for 1/ f noise in the
series resistance, NSD is the total number of free carriers
and RSD is the source-drain series resistance.
The CMF can be important in both the weak and strong
inversion regions of MOSFET operation. Typically, SDRF
can appear at the highest gate voltages for the shortest chan-
nel lengths, when the channel resistance becomes compa-
rable to the source-drain series resistance.
Figure 15 shows how measured and calculated power spec-
tral density (PSD) varies with device conductance for the
p-Si MOSFET. This curve was very well fitted by CNF,
CMF and SDRF using Eq. (1). The Coulomb scatter-
ing coefficient α = 8 · 104 Vs/C extracted from the fit-
ting of the experimental data for p-Si MOSFET is close
to the predicted value of 105 Vs/C for holes [17]. It is
comparable to αPM Si cap for the Si cap of pseudomor-
phic p-SiGe devices and much higher than that for SiGe
channels of the same pseudomorphic p-SiGe MOSFETs
αPM SiGe =∼0.1αPM Si cap [12].
Fig. 15. Power spectral density dependence on device conduc-
tance for p-Si MOSFET.
Fig. 16. Power spectral density dependence on device conduc-
tance for p-Si0.3Ge0.7 MOSFET.
Figures 16 and 17 show the variation of PSD with de-
vice conductance for the p-Si0.3Ge0.7 and p-Si0.2Ge0.8
MOSFETs, respectively.
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The variation is explained completely by CNF and SDRF,
which reduce Eq. (1) for the NPSD to:
SID/I
2
D =
(
gm
ID
)2
SV f b +
(
ID
VDS
)2
SRSD . (4)
In the case of our metamorphic p-SiGe MOSFETs the CMF
component was not observed (α << 5 ·102 Vs/C) due to the
presence of a thin Si cap layer (4–5 nm) between the SiGe
channel and the Si-SiO2 interface. The CMF component
is more important as carriers locate closer to the SiO2/Si
interface. Thus, the signal to noise ratio in conventional
MOSFET structure could be significantly improved in the
case of heavily doped substrates or introduced punch-
through stopper doping if SiGe buried channel heterostruc-
tures are used.
Fig. 17. Power spectral density dependence on device conduc-
tance for p-Si0.2Ge0.8 MOSFET.
The SDRF component dominated in strong inversion for
all the measured devices, and its value is 10–100 times
lower in metamorphic p-SiGe MOSFETs than in p-Si due
to their lower source-drain access resistance. Contact resis-
tance estimated from the SDRF component decreased with
Ge content increasing (Table 2).
Source-drain resistance RSD (noise) was calculated using
equation (3) with suggestion that shape of contact areas
(LSD – effective length of contacts area) is the same or very
similar, and the values of Hooge parameter multiplied to
mobility of carriers in contact area αH SD×µSD are similar.
This product also known as “noise reduced mobility” can be
used as quality factor of the material in contact area [20].
The RSD (I-V ) was obtained as a cross-over point of the
lines drawn through points R(VG) for devices with different
gate lengths L at several fixed gate voltages VG (Terada-
Muta method) [19].
Table 2
Source-drain resistance RSD extracted from I-V and RSD
estimated from LF-noise results
Sample
SRSD
[Ω2Hz−1]
RSD/R0
RSD (noise)
[Ωµm]
RSD (I-V )
[Ωµm]
p-Si0.3Ge0.7 1.2 ·10−7 1.00 2025∗ 2025
p-Si0.2Ge0.8 8.0 ·10−8 0.87 1769 2300
p-Si 7.0 ·10−6 3.88 7854 4680
∗ Resistance of 2025 Ωµm of the sample p-Si0.3Ge0.7 mea-
sured using the Terada-Muta method [19] was used as
a reference to estimate the resistance from LF-noise
measurements.
The RSD extraction procedure from LF-noise requires just
one device to be measured and one reference device. The
results estimated from LF-noise are applied to the indi-
vidual measured devices as opposed to the set of devices
needed in the Terada-Muta method.
Fig. 18. Interface trap density extracted from fitting of the data
supplied by LF-noise measurements versus gate overdrive voltage
for p-Si0.3Ge0.7, p-Si0.5Ge0.8 and p-Si heterostructures at room
(T = 293 K) temperature.
The average densities of traps λNt in SiO2 involved in the
trapping-detrapping process and presented in 1/ f noise are
extracted from LF-noise after fitting of all noise compo-
nents. Figure 18 shows the lowest λNt for conventional
p-Si MOSFET and values higher by an order of magnitude
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for p-SiGe MOSFETs. This could be explained by the dif-
ference in Si and SiGe fabrication technologies. The quality
of SiO2 for p-SiGe MOSFETs is worse, due to the lower
thermal budget required for the whole processing. Also,
average densities of traps λNt extracted from LF-noise are
less than values usually obtained from C-V characteristics.
This could be explained if it is assumed that either not all
the traps inside SiO2 are involved in the trapping-detrapping
process or other processes also affect the LF-noise.
5. Conclusions
In conclusion, all these results demonstrate the advantages
of metamorphic MOSFETs with a high Ge content and
strained Si1−xGex p-channel grown on a relaxed Si1−yGey
buffer in comparison with a bulk p-Si MOSFET. Both
SS-MBE and LEPECVD grown material shows very sig-
nificant hole mobility improvement over bulk Si, with peak
values of µe f f = 760 cm2V−1s−1. Of the three types de-
vices studied the SS-MBE grown Si0.3Ge0.7 structure pro-
duces the best performance as a sub-micron MOSFET
device, mainly due to the incorporation of an Sb-doped
punch-through stopper. This results in a SiGe device with
similar to the Si control short channel properties at an ef-
fective channel length of 0.55 µm to the Si control. The
current drive enhancement ratio of 2.0 over p-Si MOS-
FET is found in the p-Si0.3Ge0.7 MOSFET, and is due
to higher hole mobility µe f f = 500 cm2V−1s−1 in the
Si0.3Ge0.7 quantum well. The highest drive current is found
in the p-Si0.2Ge0.8 MOSFET, with a current drive enhance-
ment ratio of more than 3.0 over the p-Si MOSFET. These
studies demonstrate clearly the potential of using strained
Si0.3Ge0.7 and Si0.2Ge0.8 heterostructures for the PMOS-
FETs in CMOS structure.
Also, the results presented in this paper demonstrate a sig-
nificant reduction in LF-noise NPSD, achieved in meta-
morphic p-Si0.3Ge0.7 and p-Si0.2Ge0.8 MOSFETs compared
to bulk p-Si. This advantage is observed in sub-micron
devices relevant to the current Si-CMOS technology. In
the linear region of MOSFET operation the reduction in
1/ f noise is higher than a factor of three. The reduc-
tion is attributed to the existence of the Si cap layer in
the p-SiGe MOSFETs, which further separates the holes
in the buried Si0.3Ge0.7 and Si0.2Ge0.8 channels from the
traps near the Si/SiO2 interface, and an immeasurably low
influence of traps at the Si/SiGe interface. LF-noise per-
formance of p-SiGe MOSFETs could be significantly im-
proved after technology of gate dielectric fabrication will be
improved.
The influence of a “punch-through” stopper on the device
reliability was analysed. It reduces short channel effects in
sub-micron developed MOSFETs and provides perfect per-
formance of devices especially in the subthreshold region
as it is most important for switching devices (CMOS logic).
Also 1/ f noise is not significantly increased in buried chan-
nel p-SiGe devices with a “punch-through” stopper as in
conventional p-Si MOSFETs with heavily doped substrate
due to a 4–5 nm Si cap used. On the other hand, the intro-
duced “punch-through” stopper slightly decreases the max-
imum current of the device and increases the influence of
the negative effects due to impact ionization in the drain
depletion area. These effects could be reduced through
the optimization of the contact shape and doping pro-
file. Better results could possibly be obtained using p-SiGe
buried channel heterostructures together with SOI technol-
ogy (analogue of fully depleted SOI MOSFETs [10]).
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Paper Photoelectric measurements
of the local values of the effective contact
potential difference in the MOS structure
Andrzej Kudła, Henryk Przewłocki, Danuta Brzezińska, and Lech Borowicz
Abstract—We have shown that using focused UV laser beam in
photoelectric methods it is possible to measure local φ MS val-
ues over the gate area of a single MOS structure. The φ MS dis-
tribution is such that its values are highest far away from the
gate edges regions, lower in the vicinity of gate edges and still
lower in the vicinity of gate corners. Examples of measure-
ment results and description of the measurement system are
presented. The dependence of the φ MS value on the exposure
time and the power density of UV light is discussed.
Keywords— MIS structure, photoelectrical methods, internal
photoemission, contact potential difference.
1. Introduction
It is known that mechanical stress in the metal-oxide-
semiconductor (MOS) system affects its electrical parame-
ters (e.g., [1, 2]), and that its distribution under the gate of
a MOS structure is not uniform [2–4]. Therefore one can
expect that local values of MOS parameters in the vicin-
ity of gate edges and are different from those measured far
away from the edge. These expectations are confirmed by
measurement results showing that the values of both effec-
tive contact potential difference (ECPD) [5], referred to as
the φMS factor, and flat band voltage VFB depend on the
perimeter-to-area ratio.
2. Theory
The contact potential difference in a metal-insulator-semi-
conductor (MIS) structure is defined by the following for-
mula:
φMS
de f
= φM−
(
X +
EG
2q
+φF
)
, (1)
where φM is the potential barrier height for internal photo-
emission from metal to dielectric, X is the electron affinity
at the semiconductor – dielectric interface, EG is the band
gap energy, q is the electron charge and φF is the Fermi
level in the semiconductor.
The gate voltage VG is divided between the individual re-
gions of the MIS structure according to:
VG = VI +φS +φMS , (2)
where VI is the voltage drop across the dielectric and φS is
the surface potential in the semiconductor.
The voltage V 0G corresponding to null photocurrent may be
precisely determined using the photoelectric method [5].
When V 0G is applied to the gate VI is close to zero if the dif-
fusion photocurrents from the substrate and gate are equal.
Usually φS may be calculated from CV characteristics; how-
ever, if the substrate is highly doped, the surface potential
is close to zero, and V 0G is equal to φMS.
3. Measurement setup
Traditionally a xenon lamp with monochromator is used as
the source of UV radiation. In such conditions it is difficult
to exceed 1 mW at λ = 244 nm, simultaneously keeping the
spot diameter below 1 mm and the band pass below 5 nm.
Application of a laser as a UV source in photoelectric mea-
surements of MIS structures has opened new possibilities.
With UV power P = 100 mW at λ = 244 nm it is possible
to measure samples with gates exhibiting higher absorption
(thicker or made of materials with higher extinction coef-
ficient). Moreover, it is possible to focus UV light better
and measure local internal photoemission. However, higher
power densities create numerous phenomena that have to be
taken into account, such as electron trapping in insulator or
photoemission from the semiconductor conduction band.
Fig. 1. Block diagram of the system for laser-based photoelectric
measurements.
A system for local φMS photoelectrical measurement is
shown in Fig. 1. In this system argon laser with a fre-
quency doubler is used as a high-intensity UV-radiation
source.
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Fig. 2. Diagram of the optical subsystem: (a) with expander,
Galileo configuration; (b) eye piece of the Kepler configuration
with space filter.
To obtain a low diameter of the light spot a special optical
subsystem has to be used (Fig. 2). One simple solution
is the Galileo configuration that enables allows the spot
diameter to remain in the range of 20 µm. The Kepler
configuration reduces the spot diameter below 1 µm.
4. Experimental
Samples containing Al-SiO2-Si MOS structures were in-
vestigated. Highly doped n-type wafers with the orientation
of (100) were used. The oxide thickness tox was 60 nm,
while the aluminum gate thickness tAl was either 35 nm
or 400 nm.
Argon ion laser with a frequency doubler was used as
a UV-radiation source with the wavelength of 244 nm.
The UV light spot diameter was 20–40 µm. The power of
the UV beam at laser output was adjustable up to 100 mW.
5. Results
Lateral distribution of the φMS on MOS structure can be
measured using high intensity, focused laser light (Fig. 3).
It was found that the φMS values were the highest far away
from the gate-edge regions (e.g., in the middle of a square
gate), lower in the vicinity of gate edges, and still lower in
the vicinity of gate corners. This result observed directly
in photoelectric measurements was confirmed indirectly by
purely electrical measurements.
The values of the parameters depend also on the structure
dimensions (Fig. 4).
The dependence of the φMS on the structure size supports
the assumption pointing mechanical stresses as the origin of
the φMS changes. At higher light-power densities electron
trapping in SiO2 and emission from the conduction band
in the semiconductor should be considered.
The influence of UV power on V 0G is visible in Fig. 5. With
higher UV power V 0G increases. This could be the effect
of photoemission from the silicon conduction band, which
decreases electron affinity X (see formula (1)). Other im-
portant phenomena are charge trapping in the SiO2 layer,
resulting in V 0G increase, and resistance changes during mea-
surements shown in Fig. 6.
Since the photocurrent decreased with increasing V 0G dur-
ing the measurements illustrated in Fig. 6, it is reason-
able to assume that φM has increased because electrons
were trapped near the Al-SiO2 interface. Electron trap-
ping caused by UV radiation is a local property and it has
Fig. 3. The local V 0G values measured along two directions on
a single MOS structure with a square gate.
Fig. 4. The φMS values measured on different-size structures
(fabricated on the same wafer) at the structure center, at the center
of one side and in the corner.
Fig. 5. I-V characteristics measured on a structure with tAl =
35 nm with UV power as a parameter.
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Fig. 6. Changes of the electrical properties of a MOS struc-
ture (tAl = 400 nm) during long photoelectric measurements
(UV power= 30 mW): (a) V 0G voltage and (b) structure resistivity.
Fig. 7. I-V characteristics of a MOS structure with tAl = 35 nm
measured before and after 20 min illumination at P = 6 mW and
compared with the measurements taken in the same place after
a 20 min period without illumination and in the reference place
(its distance from the test place is 0.1 mm).
a lasting effect on the I-V characteristics, as shown in Fig. 7.
With the light spot diameter below 20 µm and aluminum
thickness of 35 nm electron trapping effects were observed
down to UV power of approximately 500 µW.
6. Conclusions
Application of a laser allows local MOS structure properties
to be measured by means of photoelectric techniques.
The φMS distribution over the square gate of a MOS struc-
ture is such, that its values are highest far away from the
gate-edge regions, lower in the vicinity of gate edges, and
still lower in the vicinity of gate corners.
Laser beam can cause electron trapping and emission from
the conduction band of the semiconductor. These phenom-
ena may be investigated in photoelectric measurements with
a laser as a UV-radiation source.
Comparison of the physical properties of differently shaped
structures could be misleading due to edge effects. Measur-
ing local parameter values one can avoid averaging values
over central and edge regions of the gate and thus enhance
measurement accuracy.
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Paper Effects of stress annealing
on the electrical and the optical
properties of MOS devices
Witold Rzodkiewicz, Andrzej Kudła, Zbigniew Sawicki, and Henryk M. Przewłocki
Abstract—In this paper we show the results of a study of
the effects of high-temperature stress annealing in nitrogen
on the refraction index of SiO2 layers and electrical properties
in metal-oxide-semiconductor (MOS) devices. We have experi-
mentally characterized the dependence of the reduced effective
contact potential difference (ECPD), the effective oxide charge
density (Ne f f ), and the mid-gap interface trap density (Dit ) on
the annealing conditions. Subsequently, we have correlated
such properties with the dependence of the refraction index
and oxide stress on the annealing conditions and silicon diox-
ide thickness. Also, the dependence of mechanical stress in
the Si-SiO2 system on the oxidation and annealing conditions
has been experimentally determined. We consider the contri-
butions of the thermal-relaxation and nitrogen incorporation
processes in determining changes in the SiO2 layer refractive
index and the electrical properties with annealing time. This
description is consistent with other annealing studies carried
out in argon, where only the thermal relaxation process is
present.
Keywords— stress, MOS, Si-SiO2 system, electrical parameters,
refractive index.
1. Introduction
The annealing of metal-oxide-semiconductor (MOS) de-
vices in nitrogen at high temperatures is broadly used to
reduce fixed-charge densities at the Si-SiO2 interface [1].
We have studied the effect of high-temperature annealing
in nitrogen on the stress properties, the optical properties,
and the electrical properties of MOS devices. In this paper,
we report our findings of the influence of annealing in ni-
trogen on the basic electrical parameters of MOS devices,
namely the effective charge density Ne f f , the mid-gap inter-
face trap density Dit , and the reduced effective contact po-
tential difference φ ∗MS, as well as on the thickness-averaged
stress in SiO2 layers and on the refractive index of such lay-
ers. These investigations have been extensively described
in [2, 3].
2. Experimental details
In this study 4-inch (100) n-type silicon wafers of
different resistivities were used. High-resistivity wafers
(3–5 Ω/cm) were doped with phosphorus, while low-
resistivity (0.005–0.02 Ω/cm) ones were antimonium-
doped. After an initial hydrogen-peroxide-based cleaning
sequence, the wafers were subjected to a thermal oxidation
process at 1000◦C in order to grow silicon-dioxide layers
with the thickness of approximately 20, 60, and 160 nm.
The wafers were subsequently annealed in nitrogen for pe-
riods of 0, 120, and 1440 minutes at 1050◦C. The front-
side metallization was deposited in a thermal evaporator.
The thickness of the obtained aluminum layer was approx-
imately 35 and 400 nm. The thin front-side Al is neces-
sary for MOS photoelectric measurements. The front-side
Al was patterned using optical lithography. The backside
oxide was etched prior to the deposition of backside metal-
lization. The post-metallization annealing was carried out
at 450◦C for 20 minutes.
The oxide thickness tox and its refractive index n were de-
termined using either a Gaertner-scientific 115B single-
wavelength ellipsometer operating at λ = 632.8 nm or
a J. A. Woollam variable angle spectroscopic ellipsome-
ter (VASE). The analysis of spectroscopic ellipsometry data
by means of a model consisting of a silicon substrate,
SiO2-Si interface layer and silicon dioxide layer was carried
out. The interface layer thickness was assumed to be 1 nm.
The curvature radius R of the wafer was measured using
a Tencor FLX-2320 system.
The relationship between the refractive index n and the
stress σox in the oxide is given by [4–6]:
n(σox) = n0 +∆σox ·
∆n
∆σox
, (1)
where: n0 is the refractive index of a completely relaxed
(stress-free) oxide. The value of n0 is 1.46 [6–8]. The
oxide stress σox is calculated in this work using Stoney’s
formula [9–12]:
σox =
1
6 ·R
·
ESi
(1−νSi)
·
t2Si
tox
, (2)
where: tSi is the silicon wafer thickness, ESi – Young mod-
ulus for silicon, and νSi – Poisson’s ratio for silicon. The
ratio of ESi/(1−νSi) is 180.5 GPa for (100) silicon [13, 14].
The effective contact-potential difference φMS was mea-
sured with the accuracy of ±10 mV using the photoelectric
method [15] implemented in the PIE MSPS photoelectric
measurement system. The mid-gap interface trap density
Dit was measured by means of the HF-LF method using
a Keithley PKG 82 system. The general characterization of
the electrical properties of the MOS structures was carried
out using a SSM 450i system.
115
Witold Rzodkiewicz, Andrzej Kudła, Zbigniew Sawicki, and Henryk M. Przewłocki
The effective contact potential difference (φMS or ECPD) is
defined as [1]:
φMS ≡ φM −
(
χSi +
Eg,Si
2q
+φF
)
, (3)
where: φM is the barrier height at the gate-dielectric in-
terface, χSi – the electron affinity in the silicon substrate,
Eg,Si – the silicon band gap, and φF – the Fermi level in the
silicon substrate measured from the mid-gap level. The ef-
fective contact potential difference is determined from [15]:
φMS = VG0 = φS0 , (4)
where: VG0 is the gate voltage corresponding to zero poten-
tial drop across the dielectric, which is determined by the
photoelectric method, and φS0 the silicon surface potential
when VG = VG0.
The reduced effective contact potential difference φ ∗MS is
defined as:
φ ∗MS ≡ φM −χSi (5)
or
φ ∗MS = φMS +
Eg,Si
2q
+φF . (6)
The electrical parameter described above depends on the
barrier heights on both sides of the dielectric but is inde-
pendent of the doping concentration in the substrate. On
the contrary, φMS depends on the doping concentration in
the substrate.
The density of the effective charge Nef f or Qef f /q is cal-
culated from:
Qe f f = Cox
(φMS−VFB) , (7)
where: Cox – oxide capacitance per unit area. Cox is deter-
mined from the measured capacitance Cacc(F) in accumu-
lation using Cox = Cacc/A, where A is the device area.
3. Results and discussion
The results of the measurements carried out on samples
with tox ≈ 20, 60 and 160 nm have been shown in Fig-
ures 1–10. We must emphasize that the above mentioned
results are based on the premise that the mechanical stress
in the wafers prior to processing is not crucial. Therefore
it is assumed that it is initially the same in all wafers. All
results presented in our paper are fairly consistent with this
assumption.
Observations and measurements carried out on the wafers
with silicon dioxide thickness of about 20 nm indicate that
wafer deformation due to the oxidation process doesn’t oc-
cur in the form of a spherical cap. This is due to the fact
that the silicon dioxide layer is too thin to effectively deform
the wafer. The stress measurements were carried out both
before and after the backside oxide layers were completely
removed from the back side of the wafers.
The relationship between the average compressive stress
σox in the silicon dioxide layer and its thickness is shown
in Fig. 1.
Fig. 1. The average compressive oxide stress −σox in the SiO2
layer versus oxide thickness tox.
As expected, the magnitude of the compressive stress in the
silicon dioxide increases as the SiO2 thickness is decreased.
The dependence of SiO2 refractive index nSE obtained by
spectroscopic ellipsometry on the silicon dioxide thickness
is portrayed in Fig. 2.
Fig. 2. SiO2 refractive index n versus oxide thickness tox.
Fig. 3. The average refractive index of SiO2 as a function of
average silicon dioxide compressive stress.
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By combination of the results from Figs. 1 and 2, we
obtain Fig. 3, which shows the relationship between the
average refractive index of SiO2 and average compressive
stress in the oxide. In this plot we point out that the refrac-
tive index increases with an increase of the compressive
stress.
The effects of extended annealing in nitrogen on the aver-
age compressive stress σox and the refractive index of SiO2
are shown in Figs. 4 and 5. In these figures, we observe,
that σox and n have a tendency to decrease as a result of
prolonged anneals due to stress relaxation in the oxide lay-
ers by viscous flow and/or decompaction. However, the
increase of the oxide refractive index observed for longer
annealing times results from nitrogen incorporation in the
SiO2 layer in the vicinity of the Si-SiO2 interface.
Fig. 4. The average compressive oxide stress −σox in the SiO2
layer versus nitrogen-annealing time tN2 for three silicon dioxide
thicknesses of 20, 60, and 160 nm.
Fig. 5. SiO2 refractive index n versus nitrogen-annealing time tN2
for three silicon dioxide thicknesses of 20, 60, and 160 nm.
In Fig. 6 the dependence of the mid-gap interface
trap density Dit on the duration of annealing in nitro-
gen tN2 is shown. This parameter is particularly sensitive to
both the nitrogen-annealing time and the oxide thick-
ness (Fig. 7).
Fig. 6. Mid-gap interface trap density Dit versus nitrogen-an-
nealing time tN2 for three silicon dioxide thicknesses of 20, 60,
and 160 nm.
Fig. 7. Mid-gap interface trap density Dit versus oxide thickness.
Fig. 8. The reduced effective contact potential difference φ ∗MS on
nitrogen-annealing time tN2 for three silicon dioxide thicknesses
of 20, 60, and 160 nm.
Photoelectric measurements allowed the effective contact
potential difference (the φMS factor or EPCD) to be de-
termined. The reduced effective contact potential differ-
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ence φ ∗MS is shown as a function of nitrogen-annealing time
and oxide thickness in Figs. 8 and 9 for the three oxide
thicknesses studied.
Fig. 9. The reduced effective contact potential difference φ ∗MS
versus oxide thickness.
The dependence of the effective oxide charge density
(Ne f f ) on the nitrogen-annealing time (tN2) is illustrated
in Fig. 10.
Fig. 10. Effective charge density Ne f f in the oxide versus
nitrogen-annealing time tN2 for three silicon dioxide thicknesses
of 60 and 160 nm.
The shape of the σox(tN2), n(tN2), Dit(tN2), φ ∗MS(tN2), and
Ne f f (tN2) plots results from the combination of two com-
peting processes. The first of those is thermal-relaxation
that occurs in the initial phases of annealing. The second
is nitrogen incorporation that takes place in the SiO2 layer
in the vicinity of the Si-SiO2 interface. The latter occurs
at longer times of annealing in nitrogen. The trends in the
above described plots are such that both the SiO2 refractive
index and the electrical parameters decrease in the case of
short annealing times then start increasing when annealing
times become longer.
4. Conclusions
We have investigated the effect of high-temperature stress
annealing in the ambient of nitrogen on the optical and
electrical properties of MOS devices. Based on the changes
occurring in the refractive index of the SiO2 layer and elec-
trical parameters of MOS structures, we claim that two pro-
cesses are present during annealing: thermal relaxation and
nitrogen incorporation. The first process is responsible for
the initial trends in the silicon dioxide properties. The sec-
ond process is, however, responsible for the trends in the
SiO2 properties at longer annealing times.
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Paper Comparison of the barrier
height measurements by the Powell method
with the φMS measurement results
Krzysztof Piskorski, Andrzej Kudła, Witold Rzodkiewicz, and Henryk M. Przewłocki
Abstract— In this work, we have compared the barrier height
measurements carried out using the Powell method with the
photoelectric effective contact potential difference (φ MS) mea-
surement results. The photoelectric measurements were per-
formed on the samples that were previously applied in the
investigation of the influence of stress on the duration of an-
nealing in nitrogen. This paper shows that the results of bar-
rier height measurement using the Powell method differ sig-
nificantly from the φ MS measurement results.
Keywords— barrier height, effective contact potential difference,
MOS system.
1. Introduction
Significant differences between the values of barrier heights
in the Al-SiO2-Si structure found in the literature may be at
least partly explained by the inaccuracies of the measure-
ment methods and the lack of a sufficiently precise method
of the verification of the obtained results.
The effective contact potential difference (φMS) is mea-
sured with the accuracy of ±10 mV [4]. Having at our
disposal such an extremely precise method of φMS mea-
surement [4, 5] we have decided to use it to verify the
results of the measurements of internal photoemission
barrier heights in the MOS structure based on the
Powell method [1, 2]. The accuracy of the barrier height
(EBG – metal-dielectric, EBS – semiconductor-dielectric)
measurements using the Powell method was estimated
in [6] at ±50 mV. Accordingly, we have compared the mea-
surement results of EBG, EBS and φMS.
2. Theory
The internal photoemission phenomena may be observed in
a MOS structure with a semitransparent gate, illuminated by
UV radiation. The UV radiation absorbed in the electrodes
(the gate or the substrate) causes the excitation of some
electrons. If these electrons acquire sufficient energy to
surmount the potential barrier at the electrode – insulator
interface, they may pass into the insulator giving rise to
a photocurrent in the external circuit. The measurement
system for photoelectric measurements is shown in Fig. 1.
The band diagram of the MOS system is shown in Fig. 2.
Balancing the potentials on both sides of the dielectric layer
yields [6]:
φM −UG = χSi−φI −φS +
Eg,Si
2q
+φF , (1)
where: φM – the barrier height at the gate/dielectric in-
terface, UG – gate potential, χSi – the electron affinity of
the silicon substrate at the interface, φI , φS – the poten-
tial drop in the dielectric and at the semiconductor surface,
Eg,Si/2q – the voltage equivalent of half energy bandgap in
the semiconductor, q – the electron charge, φF – the Fermi
level.
Fig. 1. The measurement system: a MOS structure with a semi-
transparent gate is illuminated by UV light. Photocurrent is mea-
sured in the external circuit.
Fig. 2. Band diagram of a MOS system, at an arbitrary gate
potential UG.
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The definition of the effective contact potential difference
(φMS) offers the possibility of a comparison between the
difference of internal photoemission barrier heights from
both sides of the dielectric and the value of φMS.
The effective contact potential difference (φMS) is defined
as:
φMS = φM −
(
χSi +
Eg,Si
2q
+φF
)
. (2)
The reduced effective contact potential difference (φ ∗MS) is
defined as:
φ ∗MS = φM −χSi (3)
or
φ ∗MS = φMS +
Eg,Si
2q
+φF . (4)
The φ ∗MS value depends on the barrier height on both sides
of the dielectric and does not depend on the doping con-
centration in the substrate.
To make our paper easier to read we propose the following
symbols to denote the values of the reduced effective con-
tact potential difference obtained using different methods:
• φ ∗MS(1) – the reduced effective contact potential dif-
ference determined on the basis of direct photoelec-
tric measurements (4),
• φ ∗MS(2) – the reduced effective contact potential dif-
ference calculated (3) using the EBG and EBS values
measured by the Powell method.
Subtracting (3) from (4) we have:
φ ∗MS(1)−φ ∗MS(2) = φMS−φM + χSi +
Eg,Si
2q
+φF = R . (5)
The difference R is equal to 0 for an ideal measurement.
Otherwise R stands for the error of the barrier-height mea-
surement.
The value of R may be used to evaluate the accuracy of
barrier height measurements. The φMS factor is determined
from photocurrent measurement, while φF is determined
from capacitance – voltage (C–V ) measurements with the
total accuracy better than 10 mV. In this case the value of R
higher than 10 mV means that at least one of the considered
barrier heights was measured inaccurately.
3. Experimental characterization
N-type (100) silicon wafers were used in this work. The
wafers were doped with phosphorus to obtain the resistiv-
ity of 3–5 Ωcm. After the initial hydrogen-peroxide-based
cleaning sequence, the wafers were thermally oxidized
at 1000◦C in oxygen to grow silicon-dioxide layers with
the thickness of approximately 20, 60, and 160 nm. The
wafers were subsequently annealed in nitrogen at 1050◦C
for periods of 0, 10, 120, and 1440 min. The gate met-
allization was carried out in a thermal evaporator so that
the obtained Al thickness was 35 nm. Thin gate Al is nec-
essary in MOS photoelectric measurements. The metal-
lization was then patterned with optical lithography and
the backside oxide was etched prior to the backside met-
alization. Postmetallization annealing was carried out in
forming gas for 20 min at 450◦C.
4. Experimental results and discussion
The wafers, used for the photoelectric measurements were
previously applied in the investigation of the influence of
stress on the time of annealing in nitrogen [3]. Accordingly,
the photoelectric parameters (φMS, EBG, EBS) will be shown
in this work as a function of the duration of annealing in
nitrogen.
Fig. 3. The determined reduced effective contact potential dif-
ference φ ∗MS(1) versus the time tN2 of annealing in nitrogen for
oxide thickness of 20, 60, and 160 nm.
Fig. 4. Results of the EBG measurements versus the time tN2 of
annealing in nitrogen for oxide thickness of 20, 60, and 160 nm.
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The dependence of the determined reduced effective contact
potential difference φ ∗MS(1) on the annealing time is shown
in Fig. 3.
The dependence of the measured EBG barrier on the an-
nealing time for oxide thickness of 20, 60, and 160 nm is
shown in Fig. 4.
Fig. 5. Results of the measured barrier height between semicon-
ductor and oxide EBS versus the time tN2 of annealing in nitrogen
for oxide thickness of 20, 60, and 160 nm.
Fig. 6. The calculated effective contact potential difference
φ∗MS(2) versus the time tN2 of annealing in nitrogen for oxide
thickness of 20, 60, and 160 nm.
Table 1
Values of measurement error R
tN2 R [mV]
[min] tox [nm]
20 60 160
0 7.64 165.74 –43.26
10 –85.08 105.65 –25.3
120 30.78 90.33 –122.32
1440 176.08 111.84 –175.37
Figure 5 shows the dependence of the EBS measurement
results on the annealing time for oxide thickness of 20, 60,
and 160 nm.
The dependence of the reduced effective contact potential
difference φ ∗MS(2) (calculated on the basis of the measure-
ments of the barrier heights EBG and EBS) on the annealing
time is shown in Fig. 6.
Fig. 7. Measured φ ∗MS(1) and φ
∗
MS(2) calculated reduced ef-
fective contact potential difference versus the time tN2 of anneal-
ing in nitrogen for oxide thickness of: 20 nm (a); 60 nm (b);
160 nm (c).
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Subsequently, we have compared the values of φ ∗MS(1) and
φ ∗MS(2) shown as a function of the annealing time in Fig. 7
for different oxide thicknesses.
The values of the R factor in [mV] determined from (5) are
given in Table 1. The table indicates that the measurement
error R can be both positive and negative.
5. Conclusions
In this work, we have compared the reduced effective con-
tact potential difference φ ∗MS(1) (determined on the ba-
sis of the φMS measurement) with the reduced effective
contact potential difference φ ∗MS(2) (calculated on the ba-
sis of the barrier height measurements using the Powell
method).
This research shows (Fig. 7 and Table 1) that the barrier
heights measured using the Powell method are significantly
different from the results of φMS measurements. We at-
tribute these differences to the poor accuracy of the Powell
method.
It is believed that the main causes of this inaccuracy are:
– errors made in the extrapolation of I–V characteris-
tics;
– improper values of the p-factor used for calculations
of the barrier heights.
The positive value of the measurement error R may be
explained by too low a value of the barrier height mea-
sured at the gate – SiO2 interface or too high a value of
the barrier height measured at the SiO2 – semiconductor
interface. The negative value of the error may be explained
by too low a value of the barrier height measured at the
SiO2 – semiconductor interface or too high a value of the
barrier height measured at the metal – SiO2 interface. The
non-zero value of R is in our view primarily caused by in-
appropriate values of the p-factor used in the barrier height
determination.
In our further research we will focus on the main factors
affecting the accuracy of the barrier height determination
methods. In particular, the physical nature and the ways
to choose the appropriate values of the p-factor will be
studied.
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Paper Semi-automatic test system
for characterization of ASIC/MPWS
Jerzy Zając, Janusz Wójcik, Andrzej Kociubiński, and Daniel Tomaszewski
Abstract—A measurement system for integrated circuit test-
ing has been developed. It consists of a semi-automatic probe
station and a set of measurement equipment controlled by
commercially available measurement software. The probe
station is controlled by dedicated software. Both the mea-
surement and station-control software communicate using the
DDE protocol. The measurement system is flexible. It is par-
ticularly suitable for semi-automatic testing of multi-project
wafers. Output data generated by the system is used for the
characterization of the CMOS technologies.
Keywords— automatic testing, diagnostics of technology, multi-
project wafers.
1. Introduction
Semi-automatic test system developed by the Industrial In-
stitute of Electronics (IIE) and Institute of Electron Tech-
nology (IET) is used to test wafers containing different
types of structures and to characterize diagnostics struc-
tures irregularly distributed across the wafer. Testing of
standard wafers with uniformly distributed structures is also
possible.
The system contains probing and measurement subsystems
and is controlled by a PC working under the MS Windows
operating system. Both subsystems consist of control ap-
plication (software) and related hardware.
In this paper the system is described and an application
example is shown. The intentions of the authors concerning
future work are presented, too.
2. Motivation
Numerous application-specific integrated circuits (ASICs)
are designed and manufactured in the Institute of Elec-
tron Technology. Dedicated test structures, which accom-
pany the ASICs, are used for characterization of technolo-
gies and verification of ICs designs. Testing of both stan-
dard wafers with uniformly distributed structures and multi-
project wafers (the so-called MPWs) containing different
types of structures is of great importance.
In order to meet this requirement a semi-automatic IC test-
ing system has been developed in the Industrial Institute
of Electronics and implemented in the IET. The system
consists of several hardware and software components, de-
signed and manufactured in the IET. The components are
now available commercially.
The testing system and all its hardware and software com-
ponents are described in detail below. Communication be-
tween the software packages is presented, too. The opera-
tion of the system is described and illustrated by a practical
example. Finally, possible future improvements of the sys-
tem are discussed.
3. System structure
The testing system consists of the following components
(Fig. 1):
– probe station (redesigned version of a standard de-
vice) controlled by the ELECT program;
– Keithley SMU236/7 units (connected with a device-
under-test (DUT) via Keithley switching matrix
707A), controlled by the METRICS program, avail-
able commercially.
Fig. 1. Block diagram of the testing system.
3.1. Probe station and ELECT program
The probe station is equipped with a set of probe cards
dedicated to testing of specific DUTs. At present individual
micromanipulators are not available.
The ELECT program is fully responsible for the operation
of the probe station. The following operations are available:
– navigation of the chuck; the resolution of chuck posi-
tioning is 5 µm; this enables measurement of devices
with small pads;
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– adjustment of the chuck position and orientation;
these options are necessary for proper movement of
the chuck during automatic testing;
– testing of the chuck positioning repeatability;
– start of measurement;
– acquisition of measurement results obtained by
METRICS.
Fig. 2. The main form of ELECT in the session preparation
mode with a grid containing the list of co-ordinates.
Fig. 3. The main form of ELECT in the session runtime mode.
The ELECT application co-operates with the probing sta-
tion via a RS232 interface. The application can operate
in two ways: session preparation (control form shown
in Fig. 2) and session runtime (Fig. 3).
3.2. Measurement equipment and METRICS program
The measurement subsystem is the standard System 93 I-V
delivered by Keithley. At the moment the subsystem con-
tains three DC source-measure units (SMUs), a switching
matrix, a synchronisation unit (not shown in Fig. 1) and
METRICS, that is the control application. Other equip-
ment may be added in the future. The application and
measurement units are interfaced by GPIB.
The METRICS program is used to :
– arrange internal data-base consisting of the so-called
projects; the project stores measurement configura-
tions as well as measurement data;
– arrange the measurement projects; the project is
a collection of the so-called setups;
– arrange the measurement setups; the setup defines
a single measurement configuration and stores data
obtained recently using this configuration;
– specify measurement configuration using a graphical
editor (definition of connections of the SMUs with
DUT nodes, configuration of the switching matrix, if
used; definition of the SMUs input data);
– define additional calculations performed upon mea-
sured data; simple extraction of parameters of the
measured devices may be done; post-processing for-
mulae are stored in the measurement setups;
– define internal tests upon measured data;
– program measurement devices, switching matrix and
trigger controller;
– arrange a sequence of measurements (e.g., selected
setups may be executed once or repeatedly);
– trigger the measurements;
– receive measured data from the measurement equip-
ment and store it in the internal memory of the cor-
responding setup;
– visualise measured data;
– export measured data; data can be exported as text
files and as MS Excel worksheets; these files may be
used for further processing.
Measurement projects may be created using the METRICS
independently from the other parts of the system. Thus
METRICS may be used either as a stand-alone application
or may be invoked by ELECT. The communication between
these two programs is described in the next chapter.
3.3. Communication between ELECT and METRICS
Both software packages of the system co-operate using the
dynamic data exchange (DDE) software interface [1–3].
METRICS works as a DDE server and ELECT as a DDE
client. ELECT sends commands to METRICS. Then it re-
ceives measurement results obtained after the execution of
all setups in the project selected in the appropriate text
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Fig. 4. Contents of the text file written by ELECT program; each section corresponds to a single setup of METRICS project SUCIMA3.
box of the main ELECT form. After the measurements
ELECT stores all results in a text file. At the top of the
file there is a header containing:
– date/time of measurements;
– user, lot and wafer identifiers;
– project file name;
– name of the file, which contains
the co-ordinates list.
These data are saved as a file of the comma separated val-
ues (CSV) format. The data obtained for the given setup
and for the given structure are also marked with a setup
identifier, structure (die) co-ordinates and measurement re-
sults. The detailed structure of the result file (e.g., names of
setups, number of results, etc.) is adjusted automatically,
according to the project executed by METRICS (Fig. 4).
This file can be easily imported by other standard applica-
tions, e.g., MS Excel, in order to extract physical parame-
ters of structures.
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4. System operation
The preparation of the measurement session can be done
separately for ELECT and METRICS. The collections of
measurement set-ups are prepared in the METRICS envi-
ronment in a standard way. Next they are stored in a native
format of the METRICS application.
Probing station requires a list of co-ordinates of the struc-
tures to be tested. This list can be created using the ELECT
during the learning session. Then the user moves the chuck
of the probing station to appropriate position, using a joy-
stick or a mouse and stores this position in the list shown
in Fig. 2. The complete list can be saved next in a text
file. The list of co-ordinates can be also prepared using an
external text editor or directly in the grid component in the
main form of the ELECT program. The list of co-ordinates
is necessary if the test structures irregularly distributed on
the wafer are to be measured. In other case, module di-
mensions of the structure must be used.
The probing station is tested while the ELECT applica-
tion is loaded. Afterwards, the user can start operations.
First a wafer should be placed on the chuck and carefully
aligned. Next the chuck moves to the central position. The
user may then adjust precisely the position of the central
structure. After confirming adjustment, (0,0) co-ordinates
are assigned to the central structure and the user can choose
another structure as a starting point. The testing may start
under the condition that the initial direction is specified.
The co-ordinates of the tested structure are displayed in
a control window. The progress of wafer testing may be
also shown if the co-ordinate list is used. In the case of
a wafer with uniformly distributed structures one or two
edge sensor must be used.
ELECT and METRICS work concurrently during wafer
testing. The necessary data are exchanged between them
through a DDE channel as follow:
1. ELECT requests test information from METRICS.
2. METRICS sends test names to ELECT.
3. ELECT sends a DDE message Start measure.
4. METRICS starts execution of the project.
5. When the execution is finished, METRICS sends
message Pass or Fail accordingly to the test result.
6. If ELECT receives the message Ready, the probing
station moves the chuck to the next position (from
the list or using structure module dimensions) and
requests test results from METRICS.
7. METRICS sends a DDE message containing test re-
sults.
8. When result transfer and chuck movement are com-
pleted, ELECT appends the test results of the struc-
ture to the result file and sends a DDE message Start
measure.
Execution of Step 4 through Step 8 continues until the co-
ordinates list is exhausted or all structures on the wafer are
measured.
Prior to starting measurements, the user must write the
name of the METRICS project in the ELECT window.
If MERTICS is not running during the execution of Step 1
ELECT invokes it automatically and the project file name
is used to load the project.
Measurements of the wafer can be terminated or stopped
temporarily after finishing tests of a given structure.
The header of the output file contains:
– measurement date;
– user; lot and wafer identifiers;
– METRICS project (set-up collection) specification
and co-ordinate file name.
The results of structure testing are organized in blocks con-
taining:
– structure co-ordinates;
– sub-blocks with set-up name and variables, val-
ues, and PASS/FAILED classification related to
the set-up.
The probing station can use up to two inkers (2 inkers are
used for delayed inking). If the station uses a structure
module at least one edge sensor must be connected. In
this case the station can be also controlled by a test sys-
tem through the standard hardware interface, but structure
co-ordinates are lost then.
4.1. Example of data
The ELECT/METRICS measurement system has been used
for characterization of CMOS devices fabricated on thick-
film SOI wafers. The process sequence to fabricate such
devices is currently being developed by IET to be applied in
the fabrication of monolithic pixel detectors. These unique
devices are to detect ionizing radiation in medical appli-
cations [3]. The TSSOI test structure is the main tool for
the characterization of the new technology [4]. It con-
tains not only numerous devices like transistors, diodes,
capacitors, resistive paths but also digital cells. I-V char-
acteristics are measured using the ELECT/METRICS sys-
tem. The results are used subsequently to extract pro-
cess and device parameters. An example of the measured
output chcracteristics of a n-channel MOSFET are shown
in Fig. 5 together with SPICE simulations. The parameters
of the MOSFETs models required by the simulations were
obtained using the MOSTXX extraction tool developed re-
cently in the IET [5].
It should be mentioned that TSSOI structures are not the
only test structures fabricated in IET. Thus the flexibility of
the ELECT program (I-V data were measured on structures
selected according to a list of co-ordinates) appears to be
very important.
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Fig. 5. Measured and simulated output characteristics of
an n-channel MOSFET fabricated on a thick-film SOI wafer
(W/L = 50 µm/3 µm).
In the case of measurements of multi-project wafers each
test structure requires a separate METRICS project file.
Also separate probe cards and co-ordinates lists files may
be necessary.
5. Perspectives, future work
The presented system will be used for measurements re-
quired by detailed characterization of the fabrication pro-
cess, as well as for measurements necessary for faster, para-
metric testing. In this case wafers mapping seems to be
very relevant. Thus future efforts to improve the automatic
testing system will be concentrated on the implementation
of mapping. An additional application will be developed
for this purpose.
METRICS application is a general-purpose measurement
tool, it is, however, subject to certain limitations. Thus it
will be necessary to develop dedicated measurement pro-
grams using high-level languages, such as C++ or Del-
phi/Pascal. In order to use them for the purposes of
automatic testing it will be necessary to combine them
with ELECT via the DDE protocol. Thus development
of ELECT code seems to be the next important task in the
presented system.
6. Conclusion
A measurement system for automatic testing of integrated
circuits has been developed. It consists of a semi-automatic
probe station and measurement equipment controlled by
commercial measurement software. The probe station is
controlled by dedicated software developed in IET. Both
programs communicate using a DDE protocol but may also
operate independently. The measurement system is flexi-
ble. It enables testing of both standard wafers and multi-
project wafers to be tested using edge sensors and lists of
co-ordinates, respectively.
Output data generated by the system is accepted by the
extraction software used in IET for the characterization of
the CMOS fabrication process.
The system is under development. Future work will concen-
trate on wafer mapping and establishment of links to other
dedicated measurement programs in order to use them in
automatic testing.
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Abstract— Extraction of MOSFET parameters is a very
important task for the purposes of MOS integrated cir-
cuits characterization and design. A versatile tool for the
MOSFET parameter extraction has been developed in the In-
stitute of Electron Technology (IET). It is used to monitor
the technologies applied for fabrication of several groups of
devices, e.g., CMOS ASICs, SOI pixel detectors. At present
two SPICE MOSFET models (LEVEL = 1, 2) have been imple-
mented in the extraction tool. The LEVEL = 3 model is cur-
rently being implemented. The tool combines different meth-
ods of parameter extraction based on local as well as global
fitting of models to experimental data.
Keywords— MOSFETs parameters, SPICE, least squares
method.
1. Introduction
Simulations of MOS ICs (integrated circuits) require suf-
ficiently accurate MOSFET models. Moreover, the param-
eters of these models should be determined in a reliable
way. Parameter extraction is an important task for charac-
terization groups in MOS ICs fabrication departments.
The complexity of parameter extraction is usually closely
related to the complexity of the model itself. The complex-
ity of the model typically grows with improving accuracy.
The desired accuracy depends, of course, on the applica-
tion. Simulations of analog ICs usually require more ac-
curate models than simulations of digital ones. Moreover,
analysis of sub-micron devices also requires complex mod-
els that account for numerous phenomena affecting small-
geometry MOSFET operation [1].
Improvement of accuracy or increase of complexity usually
results in a large number of model parameters (e.g., [2]).
The parameters may be divide into several groups, such
as primary parameters responsible for the main phenomena
in the device (e.g., threshold voltage, mobility), secondary
parameters describing less important phenomena (e.g., mo-
bility degradation coefficients), parameters describing par-
asitic components (e.g., serial resistances of the leads), and
fitting parameters that often have no explicit physical mean-
ing [2] (e.g., dependence of channel size variation on chan-
nel length or width). In the case of complex models with
a large number of parameters it is often difficult to establish
relationships between them. This complicates the extrac-
tion task even more.
The extraction of MOSFET parameters may also be use-
ful for the characterization of technology used for ICs
fabrication. Hence reliable methodologies and tools for
the extraction of MOSFET model parameters are neces-
sary. Several solutions are available commercially. The
large IC-CAP package [3] seems to be one of the most
widely used. It combines data acquisition with parameter
extraction for a variety of most relevant models of semicon-
ductor devices. More compact extractors may, however, be
useful too, since they may be better suited to local needs.
This paper presents the MOSTXX program (MOS tran-
sistor parameter extraction in Excel), which is an efficient
tool for MOSFET parameter extraction. The program has
been developed in the IET and is used for characterization
of MOS technologies.
2. Parameter extraction – an overview
The extraction of MOSFET model parameters is based on
the fitting of the simulated I-V characteristics to the corre-
sponding experimental I-V data. The misfit (error) between
the model and the data is defined as:
Ferr(P) =
N
∑
i=1
[
Imod(V i, P)− Imea(V i)
]2
, (1)
where P denotes a vector of parameters, V i is a vector
of bias voltages for a given ith operation point (usually
it consists of three voltages: substrate-source voltage VBS,
gate-source voltage VGS and drain-source voltage VDS), Imod
and Imea denote simulated and measured currents at a given
operation point, N is the number of operation points taken
into account for extraction purposes.
The misfit definition (1) has been widely used also in so-
phisticated modeling and characterization tools, such as
IC-CAP. The parameter vector P can be determined via
minimization of the error function Ferr. Thus parameter
extraction can be considered as a nonlinear least-squares
problem.
The parameters may be determined using two methods,
namely:
– “locally”, i.e., in a well-defined bias range (e.g.,
strong inversion at low drain-source voltage); only
selected parameters may be determined in this way;
– “globally”, i.e., taking into account different bias con-
ditions (e.g., a complete family of I(VBS, VGS, VDS)
data); all model parameters may be determined si-
multaneously.
The computational effort of the extraction algorithm strong-
ly depends on model linearity, number of operating points
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and number of parameters. In the case of a linear model
the least-squares problem is significantly easier to solve.
Moreover the solution is fast and reliable. The interpre-
tation of the parameters obtained in this way is usually
straightforward. This is the case, e.g., of local extraction
of the threshold voltage VT using I–VGS data in the strong
inversion at low drain-source voltage. Potential difficulties
may arise from the determination of the bias range where
the model may be considered as linear. The “quality” of
the measured data seems to be relevant at this point.
In the case of a nonlinear model the least-squares problem
becomes a nonlinear programming task. This approach
usually allows a set of parameters to be extracted at the
same time. However, the solution is more time-consuming
and strongly depends on the initial approximation of pa-
rameter values. An inappropriate starting point may lead to
a local minimum of the error function. Problems may also
arise from mutual relationships between parameters being
searched. Threshold voltage parameters and the param-
eters describing channel-length modulation, for example,
depend on the substrate doping concentration. This may
lead to convergence problems or to non-physical values of
the extracted parameters.
The local and global parameter extraction may be used in-
dependently. In practice, however, the following solution
may be used. A set of local extraction algorithms is used
to evaluate a set of parameters. These are next used as
a starting point in global extraction.
3. MOSTXX program
MOSTXX is a tool for MOSFET parameter extraction. It
has been developed in the MS Excel environment and im-
plemented using the VBA-code. It is currently used for
characterization of CMOS ICs. Its features are briefly de-
scribed below.
3.1. Models
At present two MOSFET models are implemented in the
MOSTXX software. These are:
– SPICE (LEVEL = 1) DC model,
– SPICE (LEVEL = 2) DC model,
– SPICE (LEVEL = 3) DC model.
Several other “sub-models” (extracted from the models
mentioned above) are implemented for the purposes of local
identification of parameters. These are:
– linear and parabolic functions useful for local extrac-
tion of several parameters;
– a model of the dependence of threshold voltage on
substrate bias;
– a model of output conductance in saturation corre-
sponding to the SPICE (LEVEL = 1) DC model;
– models of the effect of vertical electric field
on carrier mobility corresponding to the SPICE
(LEVEL = 2, 3) DC models;
– models of output conductance in saturation corre-
sponding to the SPICE (LEVEL = 2, 3) DC models.
The models mentioned above are coded in the program as
separate modules. They have a common, flexible interface
to the routines that call them. This interface is defined
by the vector of model parameters to be extracted, vector
of auxiliary parameters that enable additional data to be
transferred to the model, vector of bias voltages defining
the operating point of the device, and finally the vector
of first-order derivatives and the matrix of second-order
derivatives of the model output variable (current, threshold
voltage, conductance, etc.) versus parameters. The last two
items are required by the procedures minimizing the error
function.
The routines containing the VBA-codes of the model also
have a common structure. Any procedure calculates the
output variable and the corresponding derivatives of the
output variable versus model parameters for a given oper-
ating point.
Standardization of the model-defining procedures enables
straightforward implementation of a new model in the
MOSTXX program.
3.2. Methods and computational tools
A number of algorithms of local and global parameter ex-
traction are implemented in the MOSTXX program.
The linear least-squares method is used for the estimation
of slopes and threshold voltages of I(VGS) curves in strong
inversion at low drain bias.
The DFP (Davidon-Fletcher-Powell) and BFGS (Broyden-
Fletcher-Goldfarb-Shanno) methods [4], i.e., the quasi-
Newton method of the minimization of an objective (er-
ror) function defined as a global deviation of the model
from the experimental data (1), is used to extract complete
sets of parameters of several models, namely the models
of mobilities and complete models of I-V characteristics.
This method seems to be very efficient, fast and reliable
under the assumption that a starting point for the set of the
parameters to be found is reasonably close to the final solu-
tion. This can be easily achieved using data generated with
local extraction method or using parameter values obtained
previously for another similar device.
The DFP, BFGS algorithms require procedures of the min-
imization in direction [4]. An appropriate routine, effi-
ciently combining the Newton and bi-section methods has
been implemented in MOSTXX. The DFP algorithm ex-
tensively uses a variety of vector and matrix operations.
MOSTXX has been equipped with a library of procedures
performing these operations. Thus the implementation of
any other optimization method may be done easily.
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3.3. Operation
The general flowchart of MOSTXX program is shown
in Fig. 1.
Fig. 1. Flowchart of MOSTXX; a typical sequence of extraction
operations is shown.
MOSTXX operation starts with the arrangement of
a workspace for the input and output data. It has been
assumed that a single Excel worksheet corresponds to one
family of the measured I-V characteristics only. It can be
used for further processing of these data. Temporary as well
as final results of the extraction from the measurement data
are stored in this worksheet. There is also a special “sum-
mary” worksheet, where the final results of the extraction
are stored in a manner enabling further statistical process-
ing of the data. This worksheet plays a role of a local
database of parameters.
Next the program displays the main form, giving the user
an access to all program options. The availability of dif-
ferent form controls is related to the current status of data
processing. This is recognized using contents of the current
worksheet.
A set of operations is available after pressing appropriate
controls on the form. These are briefly discussed below.
Import of measurement data. The program accepts
I-V data in a simple ASCII format as well as data in the for-
mat used by the stand-alone METRICS measurement pro-
gram [5] or semi-automatic METRICS/ELECT system [6].
The latter is particularly useful for wafer mapping pur-
poses. In this case the program prompts the user to select
the device data to be used for extraction (Fig. 2). The
application automatically recognizes the structure of
the I-V data, i.e., bias loops, number of points in loops, etc.
The measurement data can be plotted. This option allows
the user to accept the measured data before further process-
ing or eventually reject them.
Fig. 2. Import of I-V data from the file written by the
METRICS/ELECT system; additional form allows to select the
device under test (DUT).
Calculation and visualization of transconductances.
This option is used, if the local extraction of the thresh-
old voltage or extraction of mobility and parameters of its
degradation due to the strong electric vertical field are to
be done. Samples of gm(VGS) curves are shown in Fig. 3.
Extraction of the threshold voltage and its parameters.
The threshold voltage VT is calculated using a linear fit of
I(VGS) data in the point where the corresponding transcon-
ductance curve reaches the maximum value. This pro-
cessing is done for all the substrate bias VBS values. Next
the VT (VBS) characteristics are processed using the least-
squares method and threshold voltage parameters are cal-
culated (Fig. 4).
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Fig. 3. Transconductances of an n-channel MOSFET (W =
50 µm, L = 3 µm).
Fig. 4. Extraction of the parameters of the threshold voltage of
an n-channel MOSFET (W = 50 µm, L = 3 µm).
Extraction of the mobility and its parameters. The low-
field value of the mobility is calculated using the maxi-
mum value of the gm(VGS) data. Next, a range where the
transconductance decreases (Fig. 3) is taken into account.
The parameters of the mobility degradation are calculated
using the least-squares method. Sample results are shown
in Fig. 5. It is clear that the fit in the case of the SPICE
(LEVEL = 2) mobility model containing 3 parameters is
Fig. 5. Extraction of mobility parameters of an n-channel
MOSFET (W = 50 µm, L = 3 µm) using two SPICE models.
better than in the case of the SPICE (LEVEL = 3) one con-
taining 2 parameters only.
Calculation and visualization of output conductances gd .
This option must be used, if the local extraction of MOS-
FET parameters in the saturation range (e.g., λ in SPICE
LEVEL = 1 model) is to be done. Samples of gd(VDS)
curves are shown in Fig. 6.
Fig. 6. Output conductances of an n-channel MOSFET.
Fig. 7. Global extraction of n-channel MOSFET parameters.
Global extraction of parameters and visualization of
modelled I-V characteristics. This is the most important
option of the MOSTXX tool. It enables a set of parame-
ter values to be determined that ensures the best fit of the
model to the experimental data.
When the user selects this option an appropriate multi-tab
form appears (Fig. 7). The user selects a model, choos-
ing the appropriate tab. Then parameters to be extracted
automatically should be checked. Otherwise they will be
assumed constant during the minimization of the error
function (1). The whole set of parameters may also be
determined “manually”. After pressing the “OK” button
a misfit (error function) value is displayed. Simultaneously,
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if model characteristics charts are embedded in the work-
sheet, they are immediately updated. This method can
be used to extract parameters “manually”, as well as to
quickly investigate the effect of parameter variations on the
model characteristics. Pressing the “OK” button also up-
dates the appropriate cells in the current worksheet and in
the “summary” worksheet, where the final extraction results
are stored.
After pressing the “Start” button the minimization of the
error function is initiated. The time required for calcula-
tions depends on the initial parameter values, the number of
measured points, the number of parameters to be extracted
and the complexity of the model formulae. Thus the “qual-
ity” and the efficiency of the VBA code of the model is
very relevant to the extraction. The user may monitor the
progress of the calculations watching successive error func-
tion values displayed in a list-box control. The contents of
this field are available also after calculations are finished
and may be displayed on demand (Fig. 7). This option
may be particularly useful in the case of a wrong starting
point, when the minimization does not converge. The user
can then easily set a better initial approximation of the pa-
rameter values. The calculations are usually fast (several
seconds for a whole family of I-V data) and reliable. The
final misfit value is also displayed in the form.
Fig. 8. Results of global extraction of a n-channel MOSFET
(W = 50 µm, L = 3 µm) parameters.
As has been mentioned above, the I-V characteristics of
the model may be plotted together with the experimental
data. A sample of extraction results is shown in Fig. 8
for a n-channel MOSFET with channel dimensions:
W = 50 µm, L = 3 µm. One can see that the results of
the extraction based on the LEVEL = 2 model is quite sat-
isfactory, while the fitting in the case of the LEVEL = 1
model is much worse. The results of parameter extraction
for a p-channel MOSFET (W = 50 µm, L = 50 µm) pa-
rameters are shown in Fig. 9. In this case a good fit has
been obtained using both models.
The most efficient way to use the MOSTXX software for
parameter extraction is to perform first a series of lo-
cal extractions of the threshold voltage and its parame-
Fig. 9. Results of the global extraction of a p-channel MOSFET
(W = 50 µm, L = 50 µm) parameters.
ters, mobility and its parameters and output conductance
in the saturation range. The results of these calculations
can be then used as the starting point for global parameter
extraction.
3.4. Other features
The MOSTXX program operates in the MS Excel envi-
ronment. Thus all Excel options are available. Additional
non-standard calculations may be done easily.
The following MOSTXX advantages can be mentioned:
good convergence, computational efficiency, the ability to
perform calculations using incomplete data, for example
only global parameter extraction may be done if I(VDS)
data is available for a single VBS voltage only. Thus the
manual mode of operation is very useful.
4. Future work
The presented tool is undergoing further development. The
following goals are to be reached:
• Implementation of the BSIM3 model, which be-
came a standard solution in the area of simulation
of CMOS ICs.
• Implementation of BSIM3 SOI model; this task may
be relevant if CMOS SOI technology is be considered
as a standard technology in the IET laboratory.
• Establishment of a link to the statistical process con-
trol (SPC) module.
• Translation of the VBA code into Delphi or C
(a database project would then be required).
It is expected that MOSTXX will be a very useful tool
for the characterization of MOS technologies in the IET.
Due to its efficiency it could even be used as an on-line
postprocessor in the measurement programs.
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5. Conclusion
An efficient and versatile tool for MOSFET parameter ex-
traction combining a set of identification methods has been
developed in IET. Two standard MOSFET models are im-
plemented in MOSTXX in the full form. The third one is
implemented partially. Samples of the MOSTXX operation
are shown. Further development of the program is planned.
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Abstract— The initiative to standardize compact (SPICE-like)
modelling has recently gained momentum in the semiconduc-
tor industry. Some of the important issues of the compact
modelling must be addressed, such as accuracy, testing, avail-
ability, version control, verification and validation. Most com-
pact models developed in the past did not account for these
key issues which are of highest importance when introducing
a new compact model to the semiconductor industry in par-
ticular going beyond the ITRS roadmap technological 100 nm
node. An important application for non-fully depleted SOI
technology is high performance microprocessors, other high
speed logic chips, as well as analogue RF circuits. The IC de-
sign process requires a compact model that describes in detail
the electrical characteristics of SOI MOSFET transistors. In
this paper a non-fully depleted SOI MOSFET model and its
Verilog-AMS description will be presented.
Keywords—Verilog-AMS, compact model coding, SOI MOSFET.
1. Introduction
Most compact models developed in the past did not ac-
count for several key issues that are of highest importance
when introducing a new compact model to the semiconduc-
tor industry in particular going beyond the ITRS roadmap
technological 100 nm node [1]. Compact models were de-
veloped in several different ways by dedicated modelling
groups including university research, internal company re-
search and developments. Individual groups were targeting
different domains and providing application specific solu-
tions. Each modelling group uses individual tools and tech-
niques for these modelling tasks, which are in many cases
strongly dependent on the selected target simulation tool.
At this time there is no standardized language to formu-
late compact model equations. Most developers write first
drafts of their device models in interpreted languages. Most
currently used interpreted modelling languages are those of-
fered by commercial interactive mathematical tools. Other
researchers prefer to use open-source interpreters and com-
pilers.
Generally speaking, compact device modelling suffers
from a lack of well-established, standardized methodol-
ogy. Moreover, neither approach provides the option to
share the code between different modelling teams and in-
dustrial partners. Nevertheless, to provide reliable indus-
trial solution a compact model and its description have to
be standardized. Development of compact device mod-
els involves different tasks which could be summarized as
follows: building physics based constitutive equations; en-
coding constitutive equations in computer language; imple-
menting the code into electrical simulators; validating com-
pact device model implementation. In this paper, we ex-
ploit hardware behaviour languages (HDL) as the basis for
device model developments. More specifically, we demon-
strate how compact modelling can be standardized using
Verilog-AMS [2], one of the most popular HDL. Already
at the model coding phase, the developers can evaluate the
validity and robustness of their model using any electrical
circuit simulator that supports Verilog-AMS.
The current standardization efforts include models for bulk
and SOI MOSFETs, and Si/SiGe BJT technologies. The
silicon-on-insulator CMOS integrated circuits (ICs) offer
many advantages as compared to their conventional bulk
silicon counterparts. An important application for non-fully
depleted SOI technology is high performance microproces-
sors, other high speed logic chips as well as analogue RF
circuits. The IC design process requires a compact model
that describes in detail the electrical characteristics of SOI
MOSFET transistors. In this paper the non-fully depleted
SOI MOSFET model [3] and its Verilog-AMS description
will be presented.
2. Compact modelling
with Verilog-AMS
Verilog-AMS provides a new dimension of design, simu-
lation, and testing capability for electronic systems. The
powerful features of Verilog-AMS language can be used
for fast testing of analog and mixed-signal systems. The
analog and mixed signal languages, such as Verilog-AMS,
VHDL-AMS and Verilog-A, are primarily viewed as sim-
ulation tools for mixed-signal and mixed-domain systems.
However, the versatility of the behaviour languages at the
device-level abstraction allows to apply them to compact
modelling as well.
The Verilog-AMS is a superset of Verilog and Ver-
ilog A, respectively. Besides the digital components, the
language also supports analog behavioural constructs.
The behavioural languages for digital system modelling,
i.e., Verilog-Digital or Verilog-D proceed with the dis-
crete change in signals at discrete points in time. How-
ever, Verilog-AMS simulation takes place in the analog
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domain and all the differential algebraic equations (DAEs)
are solved at every point in time. The generalized form of
Kirchhoff’s potential (KPL) and flow laws (KFL) formu-
lates the DAEs.
Each model may require a different approach, yet some of
the general guidelines can be followed to make the process
systematic.
2.1. Analog behavioural modelling
The behavioural description with the Verilog A language
can be used to represent different types of behaviours, in-
cluding linear, nonlinear, integro-differential and analog
event driven or any combination thereof. It is important
to note that it is valid in the time domain and encapsu-
lates a large signal behaviour. Performing linearization of
the large signal model around its operation point allows
small signal AC analysis to be performed as well. All be-
havioural models strongly depend on the understanding of
the model, its formulation for the well defined regions of
valid operation. The model must be stable as well as con-
tinuous in the description of its main region of operation.
The model developer is responsible for the model stability.
The Verilog-A language provides capabilities to effectively
handle model non-continuity but still relies on the devel-
oper for recognizing and utilizing these capabilities.
In the Verilog-A language, all analog behaviour descrip-
tion is defined within the analog statement. That statement
encompasses all necessary statements used to describe in-
terrelations of input and output signals of a given module.
The analog statement is used to define the behaviour model
in terms of contributions statements, control flow and/or
analog events statements. Valid syntax is shown below:
analog begin
<statements>
end
The groups of the statements within the analog block are
processed sequentially in the given order and at each time
step during a transient simulation. This formulation allows
the model developer to define the flow of control within the
block module which has implications in the formulations
of the analog behaviours for stability and robustness.
Parameter declarations are extensions of the basic variable
type definitions supported by Verilog-A and have similar
meaning to other programming languages. In addition, pa-
rameter definition supports an extended declaration syntax
for range checking which allow developers to control ac-
ceptable parameter ranges or parameter values. Specifying
the default value and valid range of its values assigned
during model initialization, the user is able to restrict the
parameter values to guarantee proper use of the model. The
basic parameter syntax is shown below:
parameter real W= 1E-6 from(0.0 : inf);
The parameter W has the value of 1 µm, which is consid-
ered constant during model evaluations. An optional range
specification limits any inputs of W between zero (0.0) and
infinity (inf ) but excluding upper and lower limits.
Fig. 1. A Verilog-A template for a compact MOSFET model.
The flows and potentials on nets, ports, and branches
in Verilog-AMS can be accessed using access functions.
The name of the access function is taken from the disci-
pline of the net, port, or branch associated with the signal
(Fig. 1), i.e.,
Vds = V(d, s);
The function above creates an unnamed branch from d to s
(if it does not already exist) and then accesses the branch
flow. In the following example I(d) does the same from d
to the global reference node (ground).
In Digital Verilog, the behavioural description always uses
blocks, integer variables and bit signals. With Verilog-A,
the behavioural description uses analog block, integer and
real variables and analog signals. Analog signal is declared
following a discipline. A discipline is an abstract data type
that describes a continuous domain by associating the po-
tential and flow nature. To assign an expression to a signal,
Verilog-A introduces the contribution operator <+. It is
used in a contribution statement where a behaviour relation
is described between input and output signal:
output signal <+ f(input signal);
The generalized form of the contribution statement above
consists of two parts, a left-hand side, and a right-hand
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side, separated by the contribution operator <+. Any real-
number expression may be used as the right-hand side. The
left-hand side specifies the source branch signal that
the right-hand side is to be assigned to. It must consist of
an access function applied to a branch. The access func-
tion within the expression function may be used in any
mode of operation: linear, nonlinear, algebraic or dynamic,
as well as constants and parameters. It can be applied to
any nodes or ports following the corresponding discipline
definition.
The example below illustrates the assignment of the gain
of the amplifier without including frequency effects:
V(out) <+ -gain * V(in)
This type of functional models is used for top level system
architecture design and analysis but can be easily applied
to the transistor level modelling.
2.2. Multi-discipline description
The Verilog-A language can support the description of sys-
tems used in many domains, such as electrical, mechanical,
fluid dynamics and thermodynamics. For this purpose, the
language provides a standard definition file where the main
disciplines are defined. In the same module, nodes from
different disciplines can be mixed.
Several semiconductor companies provide Verilog-AMS
models of their products for simulation purposes. In addi-
tion, most of the common digital as well as analog blocks
are freely available on the world wide web in the form
of HDL models. If these HDL codes are converted to
Verilog-AMS, they can be extremely useful for testing the
analog ICs, particularly the ICs under development. Fol-
lowing sections show Verilog-AMS applications to com-
pact modelling of the non-fully depleted SOI MOSFET
modelling.
3. Non-fully depleted SOI MOSFET
The non-fully depleted SOI MOSFETs model presented in
the paper is based on the general formula (1):
iS(t)+ iG f (t)+ iD(t)+ iGb(t) = 0 , (1)
where iS(t), iG f (t), iD(t), iGb(t) denote currents flowing
into the device at any time instant t. The equation (1) is to
be solved for a floating body-source voltage vBS(t), which
is the main variable of the model. The condition (1) ex-
presses the overall electrical neutrality of the MOSFET.
The formula (1) is illustrated in Fig. 2, which shows the
approximate spatial distribution of paths of carriers in the
device. This diagram also shows the main phenomena rele-
vant to the non-fully depleted SOI MOSFET operation and
accounted for in the model:
– transport at the Si-SiO2 interface (Ic, f/b – diffu-
sion/drift at the front/back Si-SiO2 interface);
Fig. 2. Approximation of the distribution of currents components
in the non-fully depleted SOI MOSFET.
– diffusion of electrons in the floating body (Idi f f ,n,B);
– thermal generation/recombination in the space-charge
areas (Irec,SB, Igen,DB);
– avalanche ionization in the regions with strong elec-
tric field (Mb in the case of the drain-body junction,
Msat, f/b in the case of the pinch-off regions);
– displacement currents (in the case of AC analysis
only).
The DC model has been developed as a solution of (1)
using the sinusoidal steady-state analysis (S3A) method [4].
According to this method any time-dependent variable in
the device may be expressed as:
u(t) = U +u∗ · ejωt (2a)
or
v(y, t) = V (y)+ v∗(y) · ejωt , (2b)
where: y – spatial coordinate along the channel; U , V (y) –
steady-state components; u∗, v∗(y) – complex amplitudes.
This approach allows for efficient formulation of consis-
tent DC and AC models of the corresponding device. These
models account for identical sets of phenomena. Moreover,
the AC models do not suffer from the requirement to parti-
tion the channel charge into source- and drain-related com-
ponents. The AC models of nodal currents may be used
for straightforward calculation of device inter-nodal admit-
tances (conductances and capacitances), which are in gen-
eral bias- and frequency-dependent.
Separation of the steady-state and non-steady-state compo-
nents of (1) leads to the general expressions describing DC
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Eq. (3a) and AC Eq. (3b) models of the non-fully depleted
SOI MOSFET characteristics:
IS + ID = 0 , (3a)
i∗s + i∗g f + i∗d + i
∗
gb = 0 . (3b)
The solution of these two equations allows the DC and
AC components of the floating body potential vBS(t) to
be determined. The accuracy of the obtained result de-
pends, of course, on the accuracy of DC current modelling.
The model used in this paper will be presented in the next
section.
3.1. Current formulation
The total DC source current IS may be viewed as a su-
perposition of the source-body junction current ISB and the
channel current Ic, f/b:
Is = ISB − Ic, f/b . (4)
Similarly, the total DC drain current ID may be consid-
ered as the difference between the drain-body junction cur-
rent IDB and the channel current Ic, f/b multiplied by the
appropriate factor of avalanche multiplication within the
“pinch-off” region:
ID = −IDB +Msat, f/b Ic, f/b . (5)
A simple model of the inversion layer current has been
used. For simplicity only front inversion layer currents
are described below. In general similar expressions are
valid also for back interface. The non-saturation region is
described with the simple model:
Ic, f =
W µc, fCox, f
L
(
VG f S −VT H, f −
VDS
2
)
VDS , (6)
where: L, W – channel length and width, respectively,
µc, f – channel mobility at the front interface, VT H, f – front
gate threshold voltage.
In saturation the model is as follows:
Ic, f =
W µc, fCox, f
L−∆Lsat, f
(
VG f S −VT H, f −
VDSsat, f
2
)
VDSsat, f , (7)
where: VDsat, f – saturation voltage for the front MOS struc-
ture, ∆Lsat, f – front channel length reduction in saturation.
These variables are defined as follows:
VDSsat, f = VG f S −VT H, f +L Esat, f
−
√(
VG f S −VT H, f
)2
+
(
LEsat, f
)2
, (8)
∆Lsat, f =
√
2εSi
qNB
(
VDS −VDSsat, f
)
+
(
εSi Esat, f
qNB
)2
−
εSiEsat, f
qNB
. (9)
In the above equations Esat, f denotes the critical field
resulting in the saturation of carrier velocity at the front
interface.
The source-body junction current consists of two compo-
nents: the diffusion current at the “source” border of the
quasi-neutral region of density Jdi ff ,n,B, and the recombi-
nation current originating from the source-body junction
space-charge region. The area of the source-body junc-
tion may be calculated as the product of the channel
width W and the difference between body thickness tSi
and depletion widths formed by the front and back gates
(WG f B and WGbB, respectively). The depletion widths de-
pend on the gate-body voltage (in the depletion and weak
inversion range) or body-source voltage (in the strong inver-
sion range). Thus the following formula for the source-body
junction current can be formulated:
ISB = W (tSi−WG f B−WGbB)
×
[
Jdi f f ,n,B(WSB)− qWSB〈Rth,SB〉
]
. (10)
In the above formula WSB is the source-body junction width
whereas 〈Rth,SB〉 denotes a mean value of the recombina-
tion rate in the source-body junction. It is described with
formula (11) derived elsewhere [6]:
〈Rth,SB〉 =
ni
2τ j
·
√
e−uSB −1
ubi +uSB
× 2arctg
∣∣∣∣∣∣∣∣
NSD
ni
−
ni
NB
e−uSB
√
e−uSB −1
e−uSB−1+
(
NSD
ni
+1
)(
ni
NB
e−uSB +1
)
∣∣∣∣∣∣∣∣
, (11)
where: ni – intrinsic carrier concentration, NSD –
source/drain doping, τ j – junction lifetime, uSB, ubi –
source-body and built-in voltage, respectively, normalized
to thermal voltage Vt = kT/q.
The diffusion current in the quasi-neutral region is de-
scribed in the following way:
Jdi ff ,n,B(y) = q
Dn,B
Ln,B
n2i
NB
×
e−uDS−uSB · chy−WSB
Ln,B
− e−uSBchL−WDB−y
Ln,B
shL−WSB−WDB
Ln,B
, (12)
where: Dn,B – diffusion coefficient, Ln,B – diffusion length,
WDB – drain-body junction width.
The drain-body junction current consists of two compo-
nents: the diffusion current at the “drain” border of the
quasi-neutral region and the recombination current origi-
nating from the drain-body junction space-charge region.
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Moreover, these two currents are multiplied within the
drain-body junction depletion area. Thus the drain-body
junction current can be described in the following way:
IDB = W (tSi−WG f B−WGbB)MDB
×
[
Jdi f f ,n,B(L−WDB)−qWDB〈Gth,DB〉
]
. (13)
In the above formula 〈Gth,DB〉 denotes the mean value of
the generation rate in the drain-body junction. Formula
〈Gth,DB〉 is described with formula (14) derived in [6]:
〈Gth,DB〉 =
ni
2τ j
√
1−e−uDS−uSB
ubi−uDS−uSB
×

ln
∣∣∣∣∣∣∣
NSD
ni
+1−
√
1−e−uDS−uSB
NSD
ni
+1+
√
1−e−uDS−uSB
∣∣∣∣∣∣∣
+ ln
∣∣∣∣∣∣∣
ni
NB
e−uDS−uSB +1+
√
1−e−uDS−uSB
ni
NB
e−uDS−uSB +1−
√
1−e−uDS−uSB
∣∣∣∣∣∣∣

 , (14)
where: uDS – drain-source and voltage, normalized to ther-
mal voltage Vt = kT/q; other variables have the same mean-
ings as in the case of 〈Rth,SB〉 (see Eq. (11)).
Fig. 3. Body-source voltage versus drain bias in the model of
a non-fully depleted SOI MOSFET.
Rather complex formulae describing thermal genera-
tion/recombination currents in the space-charge regions
have been derived using Shockley-Read-Hall generation/re-
combination model under the assumption of quasi-linear
electric field distribution inside the space charge area. The
main reason for this approach was to develop a closed-form
model valid particularly for low bias conditions. In the
case of a small VDS voltage generation/recombination
model is very important for obtaining the solution
of Eq. (3a).
Figure 3 shows that in the presented model the iterative
solution of this equation leads to a proper source-body
voltage behaviour regardless of the drain bias. This is not
the case with several other models of non-fully depleted
devices.
3.2. Charge definition
After the solution of Eq. (3a) (VBS voltage) was found all
other variables describing the device operation can be cal-
culated. Finally charges associated with the source (QS),
front gate (QG f ), drain (QD) and back gate (QGb) elec-
trodes can be obtained in the presented model in a typi-
cal way:
QS = W


L∫
0
(
1−
y
L
)
q′c, f (y)dy+
L∫
0
(
1−
y
L
)
q′c,b(y)dy

 ,
(15)
QG f = W
L∫
0
q′G f (y)dy , (16)
QD = W


L∫
0
y
L
q′c, f (y)dy+
L∫
0
y
L
q′c,b(y)dy

 , (17)
QGb = W
L∫
0
q′Gb(y)dy , (18)
where q′G f (y), q
′
Gb(y) denote densities (per unit area) of
the gates charges, whereas q′c, f (y), q
′
c,b(y) are densities
of the inversion layer charges at the front and back Si-
SiO2 interfaces. The densities of the charges correspond-
ing to the front interface are given with the following
formulae:
q′c, f (y) = −Cox, f
[
VG f −VFB, f −ψs, f (y)+
q′B, f (y)
Cox, f
]
, (19)
q′G, f (y) = Cox, f
[
VG f −ΦMS, f −ψs, f (y)
]
. (20)
Both expressions mentioned above require surface poten-
tial distribution Ψ(y). It depends on gate bias. In the
case of accumulation, depletion and weak inversion condi-
tions it is almost constant along the gate, whereas in the
case of strong inversion conditions it follows the Fermi
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quasi-level. Analogous expressions are of course valid for
the back interface.
4. Automatic device model synthesizer
modelling example
This section concludes the paper by describing the simula-
tor implementation of the non fully-depleted SOI MOS-
FET model using the automatic device model synthe-
sizer (ADMS) tool [4].
Creating a new SPICE model consists of two main steps:
defining the parameters that the user will enter from
the net list or schematic level, writing the model c-code
itself. Following these steps a new SPICE model can
be used in linear, nonlinear (i.e., harmonic balance), tran-
sient and circuit envelope simulation modes depending on
the simulator capabilities. The ADMS processes both
steps. Based on the Verilog-AMS compact model de-
scription [2, 3], the ADMS tool generated all necessary
c-code to handle the model and its instance parameters,
model codes including all additional functions, as well
as the required derivatives with respect to terminal volt-
ages. The ADMS tool also generates the needed make
files to simplify the procedure of compiling and linking
Fig. 4. Basic component of the ADMS system and internal data
flows.
the new model with the simulator. ADMS reduces the
implementation efforts of compact device definition us-
ing Verilog-AMS model description. At the same time,
it offers a way to substantially improve the robustness
of new compact device models. Implementation of the
same model across different electrical circuit simulators is
automated [7, 8].
Figure 4 shows basic component of the ADMS tool and
illustrates the internal data flow. The main data represen-
tations used in ADMS are based on XML, which is the
universal format for structured documents and data on the
world wide web. XML provides a large set of technologies
that simplify the design of robust, re-usable code. It offers
a simple way to validate internal data. Rules that orga-
nize valid data are written in a subset of XML. The set of
rules forms the so-called document type definition (DTD).
Embedding of an external DTD is possible. This feature
favors the re-use of well established formats. Technologies
built around XML give a powerful means to manipulate
XML data.
5. Conclusion
The behavioural modelling futures of the Verilog-AMS
merged with the ADMS tool [4] offers an excellent com-
pact modelling environment. It facilitates faster develop-
ment of advanced models and allows faster implementa-
tion into commercial IC design tools. Existing models
could be smoothly extended to include important effects
such as RF and thermo-dynamical effects. Furthermore,
developers of new compact models now have access to
the a coherent and highly reliable modelling framework
simplifying model evaluation procedures and verification
tasks across different simulation platforms and operating
systems.
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Regular paper A new method of frequency
offset correction using coherent averaging
Piotr Gajewski, Jerzy Łopatka, and Zbigniew Piotrowski
Abstract— This paper describes a new method of frequency
offset correction to improve clock stability in communication
systems where the temporary drift or jitter of phase angle is
not accepted. This method bases on coherent spectral averag-
ing with a special phase scanning algorithm. Achieved results
show that proposed method is effective for strongly degraded
signals. Method is useful for precise phase angle reconstruc-
tion in these systems where clock stability of the transceiver
and receiver is insufficient.
Keywords— coherent averaging, jitter, drift, frequency offset cor-
rection.
1. Introduction
The phase noise or fluctuation is defined as a phase shift of
the output signal in relation to declared value of the input
signal [1–5]. A value of the shift gives us information, how
frequency of the received signal differs from the declared
value. Proposed method bases on coherent averaging of
signal spectrum. To fulfil the coherence conditions during
averaging process, a new phase angle scanning method was
elaborated and examined.
2. Coherent averaging
Coherent averaging method is used to increase the signal-
to-noise ratio (SNR). It is based on multiple calculation of
the signal complex spectrum determined in the time do-
main, and then computation of average spectrum.
Let’s assume that the signal is degraded by additive
noise:
c(n) = y(n)+noise(n) , (1)
where: c(n) – set of samples degraded by noise; y(n) –
periodically repeated signal, with fixed amplitude distribu-
tion; noise(n) – n-samples set of noise realization.
The averaged signal can be expressed as:
cmean(k) =
1
M
M
∑
n=1
c
(
k +L(n−1)
)
. (2)
Here, it is assumed, that M separated, repeatable sets of
samples are averaged, and the signal y(n) possesses repeti-
tion period L.
Output deviation δmean for set cmean(k) depends on signal
deviation δorg before averaging and is expressed as:
δmean =
δorg
√
M
. (3)
Basing on expression (3), it is possible to decrease a mea-
surement uncertainty by decreasing the signal deviation
during averaging.
Let us consider a signal with a given amplitude y and de-
viation δorg. The SNR is here defined as:
SNRorg =
y
δorg
. (4)
For the averaged signal, we have:
SNRmean =
y
δmean
. (5)
Thus, calculated SNR gain coefficient equals:
SNRcoh =
δorg
δorg/
√
M
=
√
M . (6)
The SNR gain coefficient can be expressed as logarithm
value for fixed number of averaging M:
SNRcoh[dB] = 20 lg(SNRcoh)
= 20 lg
(√
M
)
= 10 lg(M). (7)
In frequency domain, coherent averaging is realised as sep-
arate averaging of real and imaginary parts of particular
components of power spectrum. We decided to use fast
Fourier transform (FFT) as an effective method of power
spectrum density (PSD) computation.
The composition of complex values of FFT bins formed
in this way gives as result the coherent averaged spectrum.
For given FFT bin, it can be expressed as:
Fcoh(N−1) =
F1(M−1)Re+F2(M−1)Re+. . .+Fk(M−1)Re
k
+jF1(M−1)Im +F2(M−1)Im + . . .+Fk(M−1)Imk . (8)
When frequency offset takes place, it introduces a phase
shift between successive spectrum repetitions and the co-
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herence condition is not fulfilled, so we cannot significantly
increase the SNR:
SNRcoh = 20 lg
(
Abin
noisebin
)
, (9)
where: Abin – signal amplitude in given FFT bin; noisebin –
noise envelope in given FFT bin.
3. Phase angle scanning method
To fulfil coherence condition during averaging process,
a new phase angle scanning method is proposed. This
method assumes that accuracy of phase restoration should
be lower than:
ηscan = 1 ·10−5 rad/dlseg , (10)
where: dlseg – length of averaged segment (frame).
Assuming that: length of averaged frames equals 512 sam-
ples, fixed sampling frequency is 44100 Hz and fixed signal
duration is 1 second, the method resolution ηscan is:
ηscan = 0.00086 rad/s = 0.05 deg/s . (11)
Algorithm for phase scanning method is shown in Fig. 1.
Fig. 1. Algorithm for phase scanning method.
Proposed method bases on computation of maximum value
of the virtual spectral line Fv that is formed as a sum of
absolute values of N spectral lines (pilots) with fixed am-
plitudes in given FFT bins:
Fv =
N
∑
i=1
(
abs(Fiχ)
)
, (12)
where: Fv – virtual spectral line; Fiχ– complex value of ith
pilot spectral line.
We notice that:
Fiχ =
M
∑
k=1
Re(Fik)+
M
∑
k=1
Im(Fik) . (13)
The Fiχ is computed by averaging (in M-iterations) val-
ues of the spectral lines possessing the same index i. Here
the real and imaginary parts of the complex values are sepa-
rately averaged for each phase angle correction coefficient χ
and for all M iterations.
The iterative procedure for rough and precise blocks in
scanning algorithm is used (Fig. 2). Value of the virtual
spectral line is computed for the selected value of correction
Fig. 2. Iterative algorithm used in rough and precise scanning
stages.
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coefficient χ [rad]. This value is constant for given iteration
but it is changing between successive iterations according
to the scanning range χ ∈ 〈χ1, . . . ,χD〉.
The virtual spectral line value Fv is buffered for each cor-
rection coefficient and the maximum value is found after
all iterations. This maximum value represents the searched
value of the phase correction. Index D is dependent on
method resolution. For our laboratory experiment, it was
given as: D = DI + DII = 400, and a scanning range was
fixed as:
χ ∈ 〈−1 ·10−5 rad, 1 ·10−5 rad〉 . (14)
The two stage algorithm for searching of rough and precise
values χ is proposed to decrease the computation time for
declared scanning range with given resolution.
The following procedure phase correct is used for phase
angle correction for selected spectral line value:
[F1, . . . ,FN ] = phase correct(y,χ)
all f f t = f f t(y(:, ik))
F1temp = abs(all f f t(1, ik)).∗ exp(j∗(angle−χ))
FNtemp = abs(all f f t(n, ik)).∗ exp(j∗(angle−χ))
F1 = F1 +F1temp
FN = FN +FNtemp (15)
As a result, the pair of values [(−)χmax, (+)χmax], for posi-
tive and negative phase correction coefficients is computed
in a rough stage. The same procedure is carried out in
precise stage where range of scanning is specified between
(−χmax) and (+χmax).
After two stages the maximum value χv is obtained.
4. Experimental results
The method described above has been implemented to cor-
rect the frequency drift (jitter), which was result of clocks
frequencies offset in D/A and A/D converters used in trans-
mitter and receiver of telecommunication system.
The system transmits the same periodically repeated se-
quences of signal with uncorrelated noise. At the receiver,
noise component is reduced by using the coherent averag-
ing process.
Pilot signal consists of six harmonics in dedicated fre-
quency bins, was interleaved with information spectral bins,
modulated with transmitted data.
The results of the signal processing are shown in Figs. 3–9.
The module of the automatic drift correction computed co-
efficient equals: χ = (−0.00040) rad/frame and it was used
during coherent spectrum averaging of the signal. The SNR
gain for 1148 frames was: SNRcoh = 30 dB.
Fig. 3. Frequency domain structures of the signal: (a) original
signal; (b) the same signal degraded by another signal.
Fig. 4. Time domain structure: (a) of the original signal; (b) the
same signal degraded by another signal.
Fig. 5. Two stages of scanning method: (a),(b) rough scanning
for positive and negative offsets; (c) precise scanning. Scanning
results: χ = −0.00040 rad/frame.
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Fig. 6. Degraded spectrum signal: (a) before and (b),(c) af-
ter coherent averaging with phase correction coefficient χ =
−0.00040 rad/frame.
An example of the coherent averaging procedure for sys-
tem with drift value: χ = 0.00003 rad/frame is shown
in Fig. 7.
Fig. 7. Spectrum of the degraded signal before (a) and after (b)
coherent averaging.
First four pilots in (Re, Im) planes before and after cor-
rection with value χ = −0.00040 rad/frame are shown
in Figs. 8 and 9. The signal duration was 10 seconds. Cor-
rection coefficient was found using scanning phase method.
Fig. 8. First four pilots in (Re, Im) planes before phase correction.
Fig. 9. First four pilots in (Re, Im) planes after phase correction
with value χ = −0.00040 rad/frame.
5. Conclusions
The proposed method of coherent averaging is very effec-
tive. As experimental results shown that acceptable results
were obtained even if the original signal was degraded by
another signal stronger by 30–40 dB.
It is possible to obtain further extension of this method to
improve the calculation accuracy of drift χ . This method
can be also optimised to minimise its time consumption,
when is used as a component of standard digital signal
processing (DSP) library.
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Regular paper Comparison of traffic
performance of QPSK and 16-QAM
modulation techniques for OFDM system
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Abstract— Orthogonal frequency division multiplexing
(OFDM) provides better spectral efficiency than frequency
division multiplexing (FDM), while maintaining orthogonal
relation between carriers; hence traffic is better carried by
OFDM than FDM within the same spectrum. This paper
reveals a comparison of spectral efficiency, performance of
communication system in context of bit error rate (BER) for
the same information rate and peak to average power ratio
(PAPR) of quadrature amplitude shift keying (QPSK) and
16-quadrature amplitude modulation (16-QAM) technique.
Keywords— OFDM, QPSK, 16-QAM, IFFT, frequency spec-
trum, PAPR, BER.
1. Introduction
Today major challenge in telecommunication is to con-
vey as much information as possible through limited spec-
tral width. Orthogonal frequency division multiplexing
(OFDM) introduces the concept of allocating more traf-
fic channels within limited bandwidth of physical channel.
Here the available bandwidth is split into several narrow
band channels for simultaneous transmission. In frequency
division multiplexing (FDM) a guard band is provided be-
tween individual channels, which separates the spectrum
of different channels, and enables a practical band pass fil-
ter to detect individual channel. But the situation is com-
pletely different in OFDM where spectrums of adjacent
channels are overlapped which resembles adjacent channel
interference, but interference is avoided by maintaining or-
thogonal relation between sub-carriers. First of all high
speed serial data is converted to low speed parallel data, as
shown in Fig. 1 based on [1, 2]. Therefore transmitted sig-
nal is a vector addition of orthogonal modulated carriers,
makes large peak to average power ratio, therefore dynamic
range of devices should be large enough, as summarized
in [3–5].
Output of each parallel line is modulated; here two dif-
ferent types of modulation quadrature amplitude shift
keying (QPSK) and 16-quadrature amplitude modulation
(16-QAM) are selected for this paper, whose constellations
are shown in Fig. 2. QPSK waves have constant peaked si-
nusoidal wave but phase angle is different for four different
combinations of 2 bits. In 16-QAM both amplitude and
phase of the wave varies according to 16 different combi-
nation of 4 bits. In this paper 7 parallel lines are used,
hence 7 different carrier frequencies are used for simula-
tion. Parallel waves are again converted to an instantaneous
serial waves prior to transmission. This phenomenon re-
sembles inverse first Fourier transform (IFFT) mentioned
in [3, 6–8]. At receiving end signals are detected by co-
herent or envelope detection but this paper considers only
coherent detection. In Section 2 complete analysis of trans-
mitted signal in both time and frequency domain is done
explicitly along with carrier waves (both before and af-
ter modulation) using constellation vectors of QPSK and
16-QAM. All the equations needed to detect signal at re-
ceiving end along with evaluation of peak to average power
ratio (PAPR) [9, 10] are also summarized in this section.
Section 3 deals with simulation of OFDM in additive white
Gaussian noise (AWGN) environment to evaluate the per-
formance of both modulation techniques in context of bit
error rate (BER) and PAPR. Finally a comparison of both
modulation techniques is given in a nutshell in Section 4
based on complete analysis previous sections.
2. Methodology
Typical FFT-based OFDM communication system is shown
in Fig. 1. Modulator part of the figure will use only QPSK
and 16-QAM technique whose constellation is shown in
Fig. 2. In OFDM each sub-carrier is modulated indepen-
dently with complex modulation symbol vector and added
for simultaneous transmission; it is expressed like [6, 8]:
v(t) = v(t)ej2pi fct . (1)
Complex envelope v(t) of above equation is summarized
succinctly in [1–3, 6] given by
v(t) = Ac
N−1
∑
n=0
ωnφn(t) ; 0 > t > T , (2a)
where Ac is the peak carrier amplitude and ωn is the N-ele-
ment parallel vector.
For orthogonal relation the sub-carrier frequencies are re-
lated as
φn = ej2pi fnt and fn = 1T
(
n−
N −1
2
)
. (2b)
Figure 3a shows the OFDM signal, i.e., summation of sub-
carriers prior to modulation and Fig. 3b depicts the same
signal after QPSK modulation. Before modulation, the
waves have the same starting and ending point since each
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Fig. 1. OFDM communication system.
Fig. 2. Constellation vector (a) of QPSK and (b) of 16-QAM. Fig. 3. Sub-carriers (a) befor and (b) after modulation.
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Fig. 4. Real and imaginary part of complex envelope of OFDM
(a) of QPSK in time domain and (b) of 16-QAM in time domain.
carrier has an integer number of cycles over a symbol pe-
riod to maintain orthogonal relation but after modulation
start and end points are shifted due to multiplication of
constellation vectors. For Fig. 3b constellation vectors for
QPSK and 16-QAM are taken as
WQPSK =


ejpi/2
ej3pi/2
ejpi
ejpi/2
ejpi
ejpi/2
ej0


W16-QAM =


1+ j
3+ j
3−3j
−1+ j
−3−3j
3− i
3+3i


Real and imaginary part of complex envelope of 7 simul-
taneously transmitted signal is shown in Fig. 4 for both
16-QAM and QPSK. Signals have very wide dynamic
ranges for both cases.
Frequency spectrum of complex envelope [16] is given by
Ψ( f ) = C
N−1
∑
n=0
|sinc( f − fn)T |2 . (3)
Spectrum of QPSK and 16-QAM signals is depicted in
Fig. 5 for a symbol period of T = 1.2 and 2.4 units
Fig. 5. Frequency spectrum of complex envelope (a) of QPSK
and (b) of 16-QAM.
for QPSK modulation and T = 2.4 and 4.8 units for that
of 16-QAM. Symbol period of 16-QAM is taken twice
compare to that of QPSK, since each modulation sym-
bol of 16-QAM holds 4 bits but that of QPSK holds only
two bits.
If there is N different users, i.e., N sub-carriers OFDM
system, nth signal block [7, 8, 11] is represented as
Sn(t) =
1
√
N
N−1
∑
k=0
Sn,k gk(t −nT ) . (4a)
Entire continuous time signal:
S(t) = 1√
N
∞
∑
n=0
N−1
∑
k=0
Sn,k gk(t −nT ) . (4b)
Where the constellation vector Sn,k of kth sub-carrier is
recovered using cross correlation of following equation:
Sn,k =
√
N
TS
〈
Sn(t), gk(t −nT )
〉
, (5)
where 〈
gk, gl
〉
=
∫
gk(t) gl(t)dt .
149
Imdadul Islam and Siddique Hossain
At receiving end, the constellation vector becomes [4]:
Rn,k =
√
N
TS
〈
rn(t), gk(t −nT )
〉
, (6)
where rn(t) = Sn(t)+n(t); n(t) is AWGN of environment.
A maximum likelihood sequence estimator would have
to choose one out of all possibly transmitted symbol se-
quence µ . The sequence estimator determines an estimated
<Sn,k > according to the following criterion:
〈 Sn,k〉 = min∑
k
∣∣Rn,k −Hn,kSn,k(µ)∣∣2 , (7)
where µ is the types of possible modulation symbols and
Hn,k is the transfer function of channel [12].
Finally peak to average power ratio is evaluated as
PAPR =
max〈|s(t)|2〉
mean〈|s(t)|2〉
. (8)
3. Simulation and results
A simulation work is done based on Eqs. (1)–(8) by the
authors using MATLAB-6.5 in their own way to evaluate
Fig. 6. Comparison of performance (a) of 16-QAM and
(b) of QPSK under AWGM.
Fig. 7. Comparison of PAPR (a) of 16-QAM and (b) of QPSK.
Fig. 8. Difference between PAPR of QPSK and 16-QAM for
same throughput.
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performance of QPSK and 16-QAM for OFDM in AWGM
environment in context of spectral width, BER and PAPR
shown in Figs. 5–7. Spectrum of narrower time slot be-
comes wider in frequency domain, visualized by solid lines
of Fig. 5. Each symbol of QPSK convey 2 bits but that of
16-QAM is 4 bits/symbol therefore in time domain equiv-
alent symbol period of 16-QAM is twice as long.
In this paper 10 000 random bits are generated to detect
channel performance in AWGN environment. Rising cosine
filter is used to emulate transmission medium and SNR is
varied from 0 to 18 dB depicted in Fig. 6. One of the
major problems in OFDM is the peak to average power
ratio of un-coded signals. Here no coding technique is
used to improve PAPR like [5, 13] since our aim is to
compare performance of modulation technique in severe
environment. Here PAPR is evaluated for 200 samples for
both modulation techniques depicted in Fig. 7. Variation of
PAPR lies between 5 to 15 units in Fig. 7 also verified in
Fig. 8 where difference between PAPR of two modulation
technique is measured shows the same difference. PAPR
of QPSK and 16-QAM appear identical and it is really
difficult to make command about improvement of PAPR
but performance of both could be improved using coding
technique summarized in [5, 13, 14].
4. Conclusion
It is obvious from Fig. 5 that spectral width of 16-QAM
is narrower than that of QPSK for same information rate.
Each symbol of QPSK conveys 2 bits but that of 16-QAM
is 4 bits/symbol therefore in time domain equivalent sym-
bol period of 16-QAM is twice as long. This phenomenon
is verified from the simulation program. In context of BER,
QPSK yields better performance than that of 16-QAM,
shown in Fig. 6. Finally it could be concluded that BER
performance of QPSK is better than that of 16-QAM at
the expense of spectral width. Therefore 16-QAM can
carry more traffic than QPSK at the expense of BER which
is obvious in context of digital modulation technique
hence analysis of the paper yield logical results in context
of OFDM. PAPR solely depends on coding technique not
on modulation technique, which is also verified from the
simulation.
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Regular paper A newly developed random
walk model for PCS network
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Abstract— Different types of random walk models are preva-
lent in mobile cellular network for analysis of roaming and
handover, being considered as important parameters of traf-
fic measurement and location updating of such network. This
paper proposes a new random walk model of hexagonal cell
cluster, exclusively developed by the authors and a comparison
is made with two existing models. The proposed model shows
better performance in context of number of probability states
compared to existing models.
Keywords— cell cluster, random walk, subarea n, state transi-
tion, probability matrix, expected number of steps.
1. Introduction
In a mobile cellular network, the service area is represented
as an array of hexagonal cells in a continuous fashion. In
any cell two types of offered traffic take place: one is new
call arrival and the other is handover arrival. The latter
one solely depends on mobility of users hence mobility
is an important parameter for measurement of quality of
service (QoS) of a network. In teletraffic engineering mo-
bility is measured as probability Pi, j, i.e., probability of
an mobile station (MS) to make transition from cell i to
cell j. User’s mobility is random and usually does not
follow any particular probability distribution function, but
could be analyzed based on random walk model summa-
rized in [1, 2] where model in [2] shows better performance
than that of [1] in context of number of states. This paper
proposes a new random walk model considering that any
user makes transition from its current cell to any neighbor-
ing cells with equal probability, i.e., 1/6 like existing model
but our aim is to reduce number of states of state transition
diagram hence gives less process time in detection of state
of an MS. In Section 2 previous two models are depicted in
a nutshell and referred to as “model 1” and “model 2”, but
the proposed model is summarized in detail and designated
as “proposed model”.
2. Methodology
Any MS can make transition from its present cell to any one
of surrounding cells with equal probability of 1/6 for hexag-
onal cell structure shown in Fig. 1. Each cell in a mobile
cellular network has its own identification number hence
in random walk model each cell has to be designated by
a number based on certain criteria. Two dimensional cell
identification technique is used in both previous and pro-
posed model based on [1–3]. Probability of transition of
mobile stations from one cell to another is depicted by
Fig. 1. State transition of hexagonal cell cluster/pattern.
both state transition and probability matrix. Finally, the
expected number of steps to make transition from each cell
to most peripheral cell is detected to get idea of mobility
at a glimpse.
2.1. Model 1
In this model [1] the entire cell pattern is divided into dif-
ferent subareas with respect to the cell at the center of the
cluster labeled (0, 0) and this cell at the centre called sub-
area 0. All the cells surrounding (0, 0) are marked as (1, 0)
and designated as subarea 1. All the cells surrounded by
subarea 1 is called subarea 2 and cells are marked as (2, 0)
and (2, 1) in an alternate fashion. Similarly cells of sub-
area 3 are marked as (3, 0), (3, 1) and (3, 2) and so on, is
given in Fig. 2. In recursive form the cells surrounded by
subarea x are called subarea x+1. This type of two dimen-
sional model was first proposed in [3] and modified by the
same author in [1]. In this model, the cell cluster/pattern
is symmetrical in six wedges marked in alternate shade of
white and dark. Cells in a single wedge suffice for analysis
since they are symmetrical.
Here the number of distinguished cells increases by one
with each increment of level, hence number of states for
n subarea cell pattern would be
1+2+3+4+ . . . +(n−1)+n = n(n+1)/2 . (1)
This model is summarized in [1] hence state transition di-
agram and probability matrix is avoided since authors are
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Fig. 2. Cell cluster of 4 subareas defined in model 1.
only interested in the proposed model developed by them-
selves in details.
2.2. Model 2
Advanced form of previous model is proposed in [2], where
marking of cells is a little bit different than that of [1] given
in Fig. 3. Like in model 1, the cell at the center of the
cluster is called subarea 0 and the cells surrounded by that
cell are called subarea 1, and are marked as (1, 0). Cells
Fig. 3. Cell cluster of 4 subareas defined in model 2.
of subarea 2 are marked like [1] but that of subarea 3 are
marked as (3, 0), (3, 1) and (3, 1). Subarea 4 is marked
as (4, 0), (4, 1), (4, 2) and (4, 1) and so on. This model
also shows the same symmetrical characteristics like the
previous one. Here number of states for a cell cluster of
n subarea is evaluated as
1+(1+1)+(2+2)+(3+3)+ . . .+(k+k)
=
(n2+2n+4)
4
; where n = 2k , i.e., n is even, (2)
1+(1+1)+(2+2)+(3+3)+ . . .+(k+k)+k+1
=
(n2+2n+5)
4
; where n = 2k+1, i.e., n is odd. (3)
State transition diagram and probability matrix of this
model are also excluded for the same reason as mentioned
in previous section.
2.3. Proposed model
This is the model proposed by authors where the num-
ber of states is reduced compared to [1, 2] at the expense
of complexity of determination of probability of transition
from one state to another. Here the cell at the center is
marked as (0, 0) and called subarea 0, cells at subarea 1
are marked alternately (1, 0) and (1, 1), cells at subarea 2
Fig. 4. Cell cluster of 4 subareas defined in the proposed model.
are alternately marked as (2, 0), (2, 1), that of subarea 3 as
(3, 0) and (3, 1) and so on. The symmetric cells are marked
with same brightness as shown in Fig. 4 but its symmetri-
cal characteristics are different from both of previous two.
Here number of states for a cell cluster of n subarea is
1+
(
2+2+2+ . . .+(n−1)th term
)
+1
= 2
(
1+1+1+ . . .+nth term
)
= 2n . (4)
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Fig. 5. State transition for 4 subareas of proposed model.
Figure 5 shows the state transition diagram for a cell pat-
tern/cluster of 4 subareas, which resembles a finite stochas-
tic process. Probability of transition from any arbitrary
state (p, q) to (p±1, q±1) doesn’t remain constant in gen-
eralized form like [1, 2]. Probability of transition between
very few states is constant, but in most of the cases prob-
ability is evaluated based on symmetrical relation among
subarea i, subarea (i + 1) and number of cells si or s(i+1)
of subarea i or subarea (i+1). Probability of transition be-
tween any two states of cell cluster of n subarea is derived
as
1. P00,1i = 12 for i = 0 and 1.
2. Pi0,(i+1)0 =
{
1
6 for 1≤ i≤ n−1 , i is odd
1
4 for 2≤ i≤ n−2 , i is even.
3. Pi0,(i+1)0 =


1
6 for 1≤ i≤ n−1,
and i is odd[
0×3+
(
si
2−3
)
1
6
]
2
Si
for 2≤ i≤ n−2,
and i is even.
4. Pi0,(i+1)1 =
[
3× 13 +
1
6
(
si
2 −3
)]
2
si
for 1≤ i≤ n−2.
5. Pi0, i1 = 13 = Pi1, i0 for 1≤ i≤ n−1.
6. Pi1,(i−1)0 = 16 for 1≤ i≤ n−1.
7. Pi1,(i+1)1 = 16 and P(i+1)1, i1 =[
0×3+ 16
(
si+1
2 −3
)]
2
si+1
for 1≤ i≤ n−1.
8. Pi1,(i+1)0 = 16 and P(i+1)0, i1 =[
0×3+ 16
(
si+1
2 −3
)]
2
si+1
for 1≤ i≤ n−1.
9. P(n−1)0,n0 = 512 and P(n−1)1,n0 =
1
3 .
10. Pn0 = 1.
Probability matrix P of state transition in generalized form
is like
P =


P00,00 P00,10 P00,20 . . . P00,n0
P10,00 P10,10 P10,11 . . . P10,n0
P11,00 P11,10 P11,11 . . . P11,n0
. . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . .
Pn−11,00 Pn−11,10 Pn−11,11 . . . Pn−11,n0
Pn0,00 Pn0,10 Pn0,11 . . . Pn0,n0


. (5)
Element of the matrix, Pi j, pq is the probability of transi-
tion between cell (i, j) to cell (p, q). Probability transition
matrix of the proposed model of 4-subarea cell cluster is
derived as
P =


0 1
2
1
2
0 0 0 0 0 0 0
1
6 0
1
3
1
6
1
3 0 0 0 0 0
1
6
1
3 0
1
6
1
3 0 0 0 0 0
0 1
12
1
12
0 13
1
4
1
4
0 0 0
0 16
1
6
1
3 0
1
6
1
6 0 0 0
0 0 0 16
1
9 0
1
3
1
6
2
9 0
0 0 0 16
1
9
1
3 0
1
6
2
9 0
0 0 0 0 0 18
1
8 0
1
3
5
12
0 0 0 0 0 16
1
6
1
3 0
1
3
0 0 0 0 0 0 0 0 0 1


. (6)
Now a random walk moves from state (a, b) to (a′, b′) with
s steps summarized in [1, 2] as
Psab,a′b′ =
{
Pab,a′b′ for s = 1
P(s)ab,a′b′ −P
(s−1)
ab,a′b′ for s > 1 .
(7)
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Where P(s) is evaluated by recurrence formulae
P(s) =
{
P for s = 1
P×P(s−1) for s > 1 .
(8)
Expected number of steps for a MS to leave subarea n is
evaluated as
N(a, b) =
α
∑
s=1
s×Psab,n0 , (9)
where N(a, b) is equivalent to L(x, y) of [2]. Taking max-
imum value of s = 300, the values of N(a, b) are de-
rived from different starting states based on [4, 5] shown
in Table 1.
Table 1
The values of N(a, b) derived from different starting states
N(a, b) P00,50 P10,50 P11,50 P20,50 P21,50 P30,50 P31,50 P40,50 P41,50
N(a, b) 19.5 18.5 18.5 15.64 16.44 12.16 12.16 6.44 7.2
It is obvious that only N(1, 0) = N(1, 1) and N(3, 0) =
N(3, 1), i.e., very few states show symmetry compare
to [1, 2].
3. Conclusion
In model 1 [1] the number of states for n-subarea cell
cluster is n(n + 1)/2, greater than that of model proposed
in [2]. The model 2 [2] of n-subarea cell pattern has
(n2 +2n+4)/4 states when n is even and (n2 +2n+5)/4
states when n is odd. It is obvious that n(n + 1)/2 >
(n2 + 2n + 4)/4 or (n2 + 2n + 5)/4, i.e., model 2 is bet-
ter than model 1 in context of number of states. In pro-
posed model, the number of states is 2n < (n2 +2n+4)/4
or (n2 +2n+5)/4 for n > 5. Therefore the proposed model
yields smaller number of states for a network of 6 subareas
or more, i.e., performance of our model is better than that
of [1, 2] for a large mobile cellular network. Any network
planner can use our model quite comfortably since the pro-
cess time to estimate any probability of state of any MS
would be smaller in comparison to any one of the existing
models.
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